_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
mikek_DE1SOC has quit [Quit: Leaving]
Degi_ has joined #litex
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
Martoni42 has joined #litex
<_florent_> nickoe: --integrated-main-ram-size parameter allows you to add a Main Ram to your SoC when your board does not have SDRAM. This will be implemented in block rams and size will of course be limited compared to a propoer SDRAM, but this is useful when for test or to embed a small firmware in your SoC in addition to the BIOS.
<_florent_> That's what is done currently for the XTRX development, the SoC has the BIOS + Firmware to initialize/test the XRTX. In the end we'll probably just have this firmware but keeping the BIOS for now is useful to be able to update/reload the firmware with litex_term.
<_florent_> mikek_DE1SOC: Can you identify your XTRX version? For now I'm focusing on the R4 for the develomment, but it should be possible (and not too complicated) to support the different revisions (ideally with the same bitstream not too much difference between revisions).
kbeckmann has quit [Ping timeout: 256 seconds]
kbeckmann has joined #litex
peeps[zen] has joined #litex
peepsalot has quit [Ping timeout: 240 seconds]
forksand has quit [Ping timeout: 256 seconds]
forksand has joined #litex
<nickoe> _florent_: I my case the RAM chip is on the SoM board, but outside the FPGA - so is that still "integrated main ram"?
<tpb> Title: Enclustra FPGA Solutions | Mars AX3 | Xilinx Artix-7 28nm FPGA Module | 7A35T | 7A50T | 7A100T (at www.enclustra.com)
<_florent_> nickoe: Sorry, I'm trying to answer the questions but think you can answer this one :)
<nickoe> It is a terminology question, where I am trying to undenrstand if it is still considered "main integrated ram" when it is on the PCB, but not in the FPGA chip. I would guess not, but the reason to understand this is if I should still keep muching around with that option or not.
<nickoe> My main problem is that self.sdram is not avaiable when I use that.
<_florent_> integrated_main_ram is useful to have a small RAM implemented in Block Ram when your FPGA does not have external memory
<_florent_> Since you have a DDR3 on your board, you don't necessarily need it. And if you did the board support similar to the others boards, DDR3/integrated-main-ram will be mutually exclusive
<_florent_> One difference between integrated-main-ram and external SDRAM is that the external SDRAM canno't be initialized (except in simulation, but will not be possible on hardware)
<nickoe> Ok cool, that makes more sense. So in my case where I did mange to make the mem test pass but not running that levelign thing you suggested, it should be good for me to use the real "external" sdram.
<nickoe> But I also still wonder why the memcheck really faliled in the way it did, becuase this worked in april or there about. It is just a bit hard to test with the old code as I asume there are too may repos that I need to checkout to and arbitrary older date.
Martoni42 has quit [Ping timeout: 240 seconds]
<nickoe> I am not sure how to interpret those "graphs" from the sdram_init in the bios
Martoni42 has joined #litex
Martoni42 has quit [Ping timeout: 268 seconds]
<_florent_> nickoe: write latency calibration was added for some Ultrascale(+) config, it has been working correctly with the other 7-Series board but seems to cause issue on your board.
<_florent_> nickoe: for now you can disable it and we'll try to fix later (I'm not able to spend time on this now and don't have a hardware to reproduce currently)
<_florent_> nickoe: if you want to contribute the mars_ax3 support to litex_boards, feel also free to create an issue for this
Martoni42 has joined #litex
<nickoe> I can certainly add it, but I don't know who else uses it
<tnt> _florent_: the CS version should all be rev4 but 35T.
<tnt> I'm probably like one of 5 people or so (outside fairwaves) with a rev3.
<tnt> (Unrelated but ... I've been cleaning all my jesd code and tests .... and of course I broke everything ... damnit)
Martoni42 has quit [Ping timeout: 240 seconds]
<SpaceCoaster> Anyone have an example for building the zynq+arm soc?
<nickoe> tnt: Just curius, what are you working on?
<nickoe> *curious that is
mikek_DE1SOC has joined #litex
<mikek_DE1SOC> florent: OK will check tonight! I did mange to get the images compiled and working for the kernel driver magically. But still need to understand the process of the BIOS + Firmware for the XTRX.. This is ALL new to me! But looks REALLY Fun!
<mikek_DE1SOC> But I am still not going to burn to talk to the card yet until I really understand what;s going on... I am still new to the X86 host thing too... ANY Document ion where you can point me towards! Would be great.
<mikek_DE1SOC> I did see the quick notes in the fairwaves.py file... But if ther eany errors I would need a better understanding of what's going on.. I really want to keep the FPGA Chip in my board happy.
<mikek_DE1SOC> tnt: I might be one of those other 5 guys! :)
<mikek_DE1SOC> florent: BTW, that Overview graphic that you had on your Twitter feed for the XTRX/litex setup, where can I find that???
<nickoe> _florent_: Shouldn't something like this work just fine? "litex_sim --with-sdram --sdram-init demo.bin --sdram-module MT48LC16M16" It does not appaers to work for me when simulating.
<nickoe> When it starts simulating the SoC it does show SDRAM: 65536KiB 32-bit @ 1MT/s (CL-2 CWL-2) , but it does not run the demo app, I just see the liftoff message.
<nickoe> I am trying to _not_ use the integrated main ram
<nickoe> But just the sdram
curtbrune has joined #litex
<nickoe> Huh!? When I build the bare metal demo against the build/sim it builds fine, but when I build it against my own target, it fails to link :S Why is this? I must be missing something, https://dpaste.com/BS4TYWKWQ.txt
<mikek_DE1SOC> OOPS Sorry that came out wrong... :) just ignore this "But I am still not going to burn to talk to the card yet.... " :)
mikek_DE1SOC has quit [Ping timeout: 240 seconds]
<nickoe> ah, ok, it was becasue my simulation model was outputting to the build/sim dir and not build/_myproject_
<nickoe> .....aaaandd then the demo.bin works on my board..
<nickoe> in simulation
forksand has quit [Ping timeout: 256 seconds]
forksand has joined #litex
forksand has quit [Client Quit]
forksand has joined #litex
Martoni42 has joined #litex
mikek_DE1SOC has joined #litex
<nickoe> mm, but it does not work on the target, hmm, even thought he memtests do appear to work fine
<nickoe> loading with lxterm via uart
<mikek_DE1SOC> nickoe: are you having issues loading the bin files with over the uart?
<mikek_DE1SOC> For me, with the DE1-Soc, I find you have to lower the bitrate..
<mikek_DE1SOC> At one point i was able to use 3Mibs now sometimes i have to lower to 350k/s
<mikek_DE1SOC> But i was using a Chinese RS232 to uart/jtag - USB converter. Since it's serial, maybe I was using the unit in a High EMI environment.. something to consider.
<nickoe> It appers to transfer it correctly, the CRC check passes
<mikek_DE1SOC> ok great! :)
mikek_DE1SOC has quit [Ping timeout: 256 seconds]
Martoni42 has quit [Ping timeout: 252 seconds]
mikek_DE1SOC has joined #litex
<nickoe> mikek_DE1SOC: But it does not run after that though.
<nickoe> It works in the simulation
<nickoe> But maybe it is becase my simulation is diffrent somehow, I mean the build made against the litex_sim script didn't boot in my projects sim
<nickoe> maybe I should try to figure out what is different there.
mikek_DE1SOC has quit [Ping timeout: 240 seconds]
mikek_DE1SOC has joined #litex
nelgau has joined #litex
mikek_DE1SOC has quit [Quit: Leaving]
curtbrune has quit [Quit: Client closed]
mikek_DE1SOC has joined #litex
mikek_ has joined #litex
mikek_DE1SOC has quit [Ping timeout: 256 seconds]
mikek__ has joined #litex
mikek_ has quit [Ping timeout: 240 seconds]