sorear changed the topic of #riscv to: RISC-V instruction set architecture | https://riscv.org | Logs: https://libera.irclog.whitequark.org/riscv | Matrix: #riscv:catircservices.org
jimbzy has quit [Quit: ZNC 1.8.2+deb2build5 - https://znc.in]
Armand has quit [Remote host closed the connection]
Armand has joined #riscv
BootLayer has joined #riscv
stolen has quit [Quit: Connection closed for inactivity]
hbx has quit [Quit: My Mac Mini has gone to sleep. ZZZzzz…]
hh47 has joined #riscv
hh47 has quit [Quit: hh47]
BootLayer has quit [Quit: Leaving]
TMM has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM has joined #riscv
mlw has joined #riscv
coldfeet has joined #riscv
Stat_headcrabed has joined #riscv
Stat_headcrabed has quit [Client Quit]
prabhakalad has quit [Quit: Konversation terminated!]
prabhakalad has joined #riscv
Stat_headcrabed has joined #riscv
Stat_headcrabed has quit [Client Quit]
coldfeet has quit [Remote host closed the connection]
mlw has quit [Ping timeout: 268 seconds]
mlw has joined #riscv
billchenchina has joined #riscv
mlw has quit [Ping timeout: 255 seconds]
mlw has joined #riscv
BootLayer has joined #riscv
hbx has joined #riscv
naoki has quit [Quit: naoki]
coldfeet has joined #riscv
jacklsw has joined #riscv
jacklsw has quit [Changing host]
jacklsw has joined #riscv
Stat_headcrabed has joined #riscv
crabbedhaloablut has quit []
crabbedhaloablut has joined #riscv
jacklsw has quit [Ping timeout: 264 seconds]
nav_ has joined #riscv
<nav_> Hey all, quick question RE RISC-V debug spec: What's the difference between register addresses and register numbers? The CSRs have addresses (section 4.10), but the "access register" abstract command addresses the registers with "register numbers" (section 3.8.1.1).
<nav_> It looks like the register numbers are the same as the register addresses, but I just want to confirm this
<nav_> They seem to be the same because the CSR addresses match the CSR register numbers, it seems
<sorear> the access register abstract command can access things that aren't CSRs, so they're two different namespaces, but some or all CSRs may be visible in both namespaces at the same position
<sorear> access register numbers are 16-bit while CSR numbers in instruction encodings are 12-bit, for a very superficial difference
Stat_headcrabed has quit [Quit: Stat_headcrabed]
<nav_> ok cool, so I should probably treat them as two different address spaces. Thanks sorear!
leah2 has quit [Ping timeout: 264 seconds]
<nav_> One more question: Does the spec define the register numbers? Section 3.8.1.1 allocates ranges for register categories (GPRs, CSRs, etc.), but it doesn't specify the exact number each register should be assigned.
<nav_> Is this something that's left for implementation?
<nav_> Can one RISC-V implementation assign register numbers different to another?
leah2 has joined #riscv
<nav_> For example, for WCH QingKeV4 RISC-V, mstatus is assigned the register number 0x300. Is that something WCH decided, or is it specified in the spec somewhere? I'm just trying to understand if I need to treat register numbers as target-specific
Stat_headcrabed has joined #riscv
Stat_headcrabed has quit [Quit: Stat_headcrabed]
<sorear> there's a strong implication that the debug register numbers correspond to the encodings used in other specs
<sorear> if you look at "CSR Listing" in the Privileged ISA spec, mstatus is encoded as 0x300 (a 12-bit number).
<sorear> likewise I'd expect that CSR x15 should be at register number 0x100f and FPR f15 at 0x102f
<sorear> this might be explicitly stated somewhere. I'm not sure if you can override it with gdb's xml data but doing anything other than a 1-1 correspondence will definitely break things
<sorear> *GPR x15
<nav_> ah, I didn't think to look at the privileged spec document! Thanks again sorear, that's cleared things up
fuel has quit [Remote host closed the connection]
fuel has joined #riscv
coldfeet has quit [Remote host closed the connection]
la_mettrie has quit [Quit: WeeChat 3.8]
feldlerche has joined #riscv
feldlerche is now known as la_mettrie
klb2 has joined #riscv
YangyuChen[m] has quit [Quit: Idle timeout reached: 172800s]
klb2 has quit [Ping timeout: 250 seconds]
Stat_headcrabed has joined #riscv
coldfeet has joined #riscv
Stat_headcrabed has quit [Quit: Stat_headcrabed]
nav_ has quit [Quit: Leaving]
BootLayer has quit [Quit: Leaving]
coldfeet has quit [Remote host closed the connection]
leah2 has quit [Ping timeout: 264 seconds]
leah2 has joined #riscv
zjason` has joined #riscv
zjason has quit [Ping timeout: 264 seconds]
billchenchina has quit [Remote host closed the connection]
prabhakalad has quit [Quit: Konversation terminated!]
mlw has quit [Ping timeout: 268 seconds]
naoki has joined #riscv
TMM has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM has joined #riscv
psydroid has quit [Read error: Connection reset by peer]
psydroid has joined #riscv
fuel has quit [Read error: Connection reset by peer]
fuel has joined #riscv
fuel_ has joined #riscv
fuel_ has quit [Remote host closed the connection]
cow321 has quit [Ping timeout: 252 seconds]
ats has quit [Ping timeout: 268 seconds]
DesRoin has quit [Ping timeout: 255 seconds]
DesRoin has joined #riscv