kaph has quit [Read error: Connection reset by peer]
kaph_ has joined #riscv
guerby has quit [Read error: Connection reset by peer]
guerby has joined #riscv
kaph_ has quit [Read error: Connection reset by peer]
mahmutov has joined #riscv
mahmutov has quit [Ping timeout: 256 seconds]
BOKALDO has joined #riscv
vagrantc has quit [Ping timeout: 240 seconds]
geranim0 has quit [Ping timeout: 256 seconds]
fcc977 has joined #riscv
fcc977 has quit [Remote host closed the connection]
kaph has joined #riscv
riff-IRC has quit [Remote host closed the connection]
riff-IRC has joined #riscv
winterflaw has joined #riscv
solrize has quit [Ping timeout: 240 seconds]
rektide has quit [Ping timeout: 250 seconds]
rektide has joined #riscv
pecastro has joined #riscv
<gordonDrogon>
it's a combined curse and blessing of open source - I have had some intersting times with my own open source software - nothing stops people taking it and putting it into a commercial product - the downside of that is when people ask me for support rather than the company who did the integration, so hopefully SiFive can provide support for their products.
kaph has quit [Read error: Connection reset by peer]
jacklsw has quit [Ping timeout: 240 seconds]
jacklsw has joined #riscv
Andre_H has joined #riscv
kaph has joined #riscv
___nick___ has joined #riscv
Andre_H has quit [Remote host closed the connection]
Andre_H has joined #riscv
kaph has quit [Read error: Connection reset by peer]
kaph has joined #riscv
kaph has quit [Remote host closed the connection]
kaph has joined #riscv
<la_mettrie>
feels a bit counter-intuitive that system control registers have their own specific instructions while the basic instruction set was supposed to be small
jjido has joined #riscv
jjido has quit [Client Quit]
<kehvo>
it wouldn't be possible to use regular instructions with them for encoding reasons, and I guess memory-mapping them wouldn't be preferrable either
<gordonDrogon>
they're not instructions I've looked at yet for my emulator, but they seem to fit in OK - 6 instructions in the base block with a func3 field for each one with 'standard' rs1 & rd bits ...
<sorear>
the nature of the control/status registers is that any accesses to them have to be tightly synchronized with the instruction stream because they affect the interpretation of instructions, control transfers, etc; if they were memory accesses they'd be deeply special cases and it wouldn't necessarily be simpler
<sorear>
there's really only one CSR instruction, "apply AND/OR to this CSR and save the old value somewhere", with a few cases in the decoding
geranim0 has joined #riscv
BOKALDO has quit [Quit: Leaving]
bauruine has joined #riscv
EchelonX has quit [Quit: Leaving]
jjido has joined #riscv
drmpeg has left #riscv [#riscv]
BOKALDO has joined #riscv
aerkiaga has joined #riscv
jjido has quit [Quit: My MacBook Air has gone to sleep. ZZZzzz…]
jacklsw has quit [Read error: Connection reset by peer]
drmpeg has joined #riscv
aerkiaga has quit [Remote host closed the connection]
jacklsw has joined #riscv
bauruine has quit [Remote host closed the connection]