_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
AndrewD has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 276 seconds]
Degi_ is now known as Degi
<_florent_> jevinskie[m]: this seems similar to https://github.com/enjoy-digital/litex/issues/249
<_florent_> jevinskie[m]: the is bit old and the woraround I suggested was related to migen IIRC, I could have a closer look if you want. If so, can you provide a minimal repro (what is generated vs what quartus needs?)
lexano has joined #litex
somlo has quit [Remote host closed the connection]
somlo has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
FabM has joined #litex
somlo has quit [Remote host closed the connection]
somlo has joined #litex
zjason has quit [Ping timeout: 255 seconds]
<jevinskie[m]> Sure, it’s using the new altera_pll and I found a workaround using string values “foo MHz” but I’ll send when I get back home
bentomo has joined #litex
<bentomo> Hello, I've finally started scratching at litex with a need to use the litedram module and I'm trying to make sure I'm getting the flow right. I'm trying to use a yml based off of one of the examples but my modified one doesn't seem to generate what I expect. It seems the best way to figure out what parameters are supported is digging into the
<bentomo> source code. Is that a fair statement?
peeps[zen] has joined #litex
peepsalot has quit [Ping timeout: 246 seconds]
<jevinskie[m]> _florent_: more importantly, PRs #1323 and #1324 fix two issues I introduced in previous PRs. Sorry, mea culpa!
<somlo> _florent_ (or anyone else who might know): is there a way to turn on an arbitrary bios C #define (e.g. CONFIG_BIOS_NO_BOOT) from a litex-boards `--build` command line? Or does it need a dedicated addition to e.g. `builder_args` in e.g., litex/soc/integration/builder.py?
<somlo> along those same lines, in litex/soc/software/bios/main.c, we might want to consider wrapping the entire `static void boot_sequence()` definition in #ifndef CONFIG_BIOS_NO_BOOT ... #endif :)
<somlo> not sure if we're currently set up to get warnings for "dead code" functins that have no call sites anywhere else throughout the active sources...
<somlo> (I can add that #define at the top of bios/main.c by hand for my own experiments, but was wondering if there's a more "canonical" way of turning it on)
<somlo> jevinskie[m]: that's still an edit to some git tracked source file (qualitatively the same as if I'd just add `#define CONFIG_BIOS_NO_BOOT` to the top of litex/soc/software/bios/main.c, or not? I was wondering about the build command line itself (_florent_: NB, this is *not* a feature request, just a dumb question :D )
<_florent_> somlo: this could make sense to allow defining this from command line yes
<bentomo> _florent_ For the code in litedram under litdram/test/reference/ddr4_init.py and litdram/test/reference/ddr4_init.h, is there an example of how that makes it's way into a baremetal app and where the main.c would be? I'm trying to build a standalone ddr4 Xil MIG replacement that uses a SERV for initialization. But I'm new to both litex and migen.
<bentomo> Trying to soak up info myself but my cross compiler is still compiling:)
FabM has quit [Ping timeout: 240 seconds]
<tpb> Title: litex (liteDRAM, liteVideo, liteEth) Supported boards & Interfaces - Google Tabellen (at docs.google.com)