_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
AndrewD has quit [Quit: Client closed]
jer_ has quit [Quit: Connection closed for inactivity]
Aleksa has joined #litex
<Aleksa> Hi all! I'm trying to fit my FPGA design into a smaller part by swapping out a MIG generated DDR3 controller with the litedram core. I've generated it standalone (to stay inside vivado for now) using gen.py. I noticed it came with a wishbone bus, I left it disconnected when I swapped the core in for the MIG controller and it doesn't seem to work at
<Aleksa> all. Is there any way this core can work off the bat like the MIG, or will I have to talk to it before it starts working?
Degi_ has joined #litex
Degi has quit [Ping timeout: 260 seconds]
Degi_ is now known as Degi
Aleksa has quit [Quit: Client closed]
cr1901_ has joined #litex
cr1901 has quit [Ping timeout: 264 seconds]
<_florent_> Aleksa: You can generate a core very similar to MIG (with CPU/firmware) integrated for the calibration. That's what will do litedram_gen arty.yml for example
<_florent_> You can then customize the type of CPU (I generally use VexRiscv Min variant for this)
<_florent_> and the user ports
<_florent_> the calibration will be done automatically and reported on init_done /init_error outputs
ejcspii has joined #litex
<ejcspii> _florent_ Hi Florent, this is the addition to digilent_arty.py: https://pastebin.com/Ke8X25mU
<tpb> Title: WB test - Pastebin.com (at pastebin.com)
<_florent_> ejcspii: Thanks, it is also possible to share wb_test_slave.v? I could then test it myself
<ejcspii> _florent_ Here it is: https://pastebin.com/zZZc6cDD
<tpb> Title: module wb_test_slave( input wire i_clk, i_re - Pastebin.com (at pastebin.com)
<ejcspii> Never tried to do wishbone before. Thanks in advance!
FabM has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
AndrewD has joined #litex
<_florent_> ejcspii: I was able to reproduce the issue with litex_sim
<_florent_> ejcspii: and did a quick fix on the wb_ack in wb_test_slave.v
<tpb> Title: Snippet | IRCCloud (at www.irccloud.com)
<AndrewD> _florent_: did you get the email about meeting to discuss collaboration?
<_florent_> AndrewD: Ah sorry, got it but forgot to answer after reading it.
<ejcspii> _florent_ Thank you, so I should not just ignore wb_cyc.
<ejcspii> And thanks for the diff, I'll look into the simulation myself.
rtucker has joined #litex
jeffdi has quit [Quit: Leaving.]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
jeffdi has joined #litex
AndrewD has quit [Ping timeout: 256 seconds]
jeffdi has quit [Quit: Leaving.]
ejcspii has quit [Quit: Client closed]
ejcspii has joined #litex
anuejn_ has joined #litex
vup2 has joined #litex
shorne_ has joined #litex
geertu_ has joined #litex
tnt_ has joined #litex
indy_ has joined #litex
shorne has quit [Ping timeout: 260 seconds]
indy has quit [Ping timeout: 260 seconds]
rektide has quit [Ping timeout: 260 seconds]
anuejn has quit [Ping timeout: 260 seconds]
vup has quit [Ping timeout: 260 seconds]
geertu has quit [Ping timeout: 260 seconds]
tnt has quit [Ping timeout: 260 seconds]
rektide_ has joined #litex
indy_ is now known as indy
geertu_ is now known as geertu
rtucker has quit [Quit: Lost terminal]
somlo_ is now known as somlo
jeffdi has joined #litex
Aleksa has joined #litex
<Aleksa> Florent: Thanks for the clarification! I set CPU to none, thinking it had to do with the rest of litex, but I now see that it's a very small CPU dedicated to calibrating the DDR3 controller. Can't wait to get it working tonight, between the low logic usage and the much faster compile time, the litedram core makes me never want to use MIG again lol
Aleksa has quit [Quit: Client closed]
tnt_ is now known as tnt
<tnt> So I used to include base/uart.h to get UART_EV_RX ... now that header seem gone and I don't see where to get that #define from.
<tnt> nm ...
cr1901_ is now known as cr1901
<tnt> Next step is figure out how to unbreak the firmware build ... :/ I don't want any of the picolibc, I have all my own stuff.
<tnt> How do I disable the quiet build ? ( like instead of "CC firmware.elf" I want the full thing it's trying to do)
ejcspii has quit [Quit: Client closed]
<cr1901> tnt: It's in the top-level Makefile how to disable the quiet build. If I remembered the exact invocation, I would tell you :P
<cr1901> Set V=1, presumably in the environment so GNU Make knows to steal that value for its own variables
<tnt> cr1901: yup tx, works.
<tnt> Looks like a bunch of my issues aren't actually litex but tinyusb having changed some stuff.
<cr1901> tinyusb himself appears to have vanished
<cr1901> His Twitter acct is gone, and my last email to him went unanswered
<tnt> Well there was a commit 4 days ago.
<cr1901> Oh? Hmmm...
<cr1901> Ohhh whoops
<cr1901> TinyFPGA*
<cr1901> It's too early in the morning
<cr1901> Ignore my comment- tinyusb* is pretty good at getting back to ppl.
<tnt> Oh yeah Luke Valenty is gone from OSS/Public stuff
<cr1901> Which is his prerogative, but I wish he at least notified ppl/xferred ownership of some repos.
ejcspii has joined #litex
<tnt> :/ Seem the picolibc stuff is hardcoded I don't easily disable it.
FabM has quit [Quit: Leaving]
<cr1901> No, and the picolibc stuff was one reason I wanted to port all of litex to meson- so everything could be under a single ninja file
<tnt> I have my own printf and stuff like that, I don't want any of theirs :/
<cr1901> (ninja is not GNU makeserver-compat either, so a top-level make will spawn "ncores" make instances and "ncores + 2" ninja instances
<cr1901> I'm pretty sure there was a commit recently to skip building picolibc tho
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
ejcspii has quit [Quit: Client closed]
Martoni42 has joined #litex
essele has joined #litex
Martoni42 has quit [Ping timeout: 268 seconds]
essele has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #litex