#litex on 2022-01-29 — irc logs at libera.irclog.whitequark.org

2021-05-24 10:26 _florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex

00:00 tpb has quit [Remote host closed the connection]

00:00 tpb has joined #litex

02:20 Emantor has quit [Quit: ZNC - http://znc.in]

02:22 Emantor has joined #litex

02:59 bl0x_ has quit [Ping timeout: 240 seconds]

03:01 bl0x_ has joined #litex

04:15 Degi_ has joined #litex

04:16 Degi has quit [Ping timeout: 268 seconds]

04:16 Degi_ is now known as Degi

09:23 C-Man has quit [Ping timeout: 250 seconds]

13:45 ilia__s has quit [Ping timeout: 240 seconds]

14:30 Martoni has joined #litex

14:39 C-Man has joined #litex

14:51 C-Man has quit [Ping timeout: 245 seconds]

17:20 Martoni has quit [Ping timeout: 240 seconds]

20:13 zjason`` has joined #litex

20:15 zjason` has quit [Ping timeout: 240 seconds]

20:27 cr1901_ has joined #litex

20:30 cr1901 has quit [Ping timeout: 260 seconds]

21:59 zyp_ is now known as zyp

22:22 C-Man has joined #litex

23:59 <jevinskie[m]> I've addresses your comments on the JTAG and ethernet PRs and rebased them standalone against master. Also added one to fix VCD timestamps in litescope by using the samplerate. ;)