<somlo>
might be another while until it shows up in the official tree, but at this point it's just a matter of waiting :)
<_florent_>
somlo: Great work! Thanks
<_florent_>
(somlo: Still need to test LiteSATA on NexysVideo, will do before leaving the office...)
FabM has quit [Ping timeout: 240 seconds]
nelgau has joined #litex
nelgau has quit [Ping timeout: 240 seconds]
FabM has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
Degi has quit [Ping timeout: 250 seconds]
Degi has joined #litex
<somlo>
_florent_: do you happen to know, should there be a direct contact between the dp0_[c2m|m2c]_[p|n] fpga pins connected to the LPC/FMC connector and the sata [a|b][+|-] (tx/rx pairs)? Or is there usually a capacitor connected inline?
<somlo>
I've been thinking of taking an ohm-meter to see if my extension card connects the right fmc pins to the right sata pins, but that may not be conclusive if it's not supposed to be a direct electric contact :)
<somlo>
and I noticed some sort of inline components soldered on the adapter card close to the SATA pin leads :)
<somlo>
I'm very much a beginner when it comes to proper electrical engineering :)
<somlo>
so it's a matter of whether I have a broken fmc-2-sata adapter, because the wiring clues all seem to check out and be correct
<somlo>
_florent_: there *does* appear to be a 100nF capacitor inline between the FMC connector and whatever's on the other side (sata pins) in the schematic on page2 of http://mirror.ini.cmu.edu/litex/HTG-FMC-X4SFP-X4SATA.pdf
<somlo>
so my ohm-meter plan to check for connectivity is likely not going to work :D
<tcal>
In a build of mine that /uses/ LiteX, I'm hitting a typo in the meson.build file for picolibc/data: `pythondata_software_picolibc/data/meson.build:737:10: ERROR: configuration_data.set got unknown keyword arguments "descrption"` (this typo actually occurs twice). But for some reason I don't get an error when doing a pure LiteX build, even though the typo is there as well. SOLUTION: I was using the lastest `meson` from its
<tcal>
repo (the pure LiteX build was using meson via pip3). When I backed off to the 0.61.1 tag, it worked again. I've opened an issue for picolibc.
peepsalot has quit [Quit: Connection reset by peep]
Johnsel has joined #litex
<Johnsel>
hello everyone
<somlo>
_florent_: hmm, the antmicro fmc adapter schematics show 10nF capacitors (as opposed to the 100nF ones used on the HTG adapter) -- wonder what that means for the target operating SATA frequency being supported...
peepsalot has joined #litex
nelgau has joined #litex
nelgau has quit [Ping timeout: 240 seconds]
<Johnsel>
:(
<Johnsel>
Error (170012): Fitter requires 988 LABs to implement the design, but the device contains only 963 LABs
<Johnsel>
I am trying to run linux-on-litex on an Arduino MKR Vidor 4000
<Johnsel>
which is an altera cyclone 10 LP device
<Johnsel>
any ideas where/how to optimize?
<Johnsel>
platform/target are already minimal (1 clock, sdram and serial only)
<Johnsel>
halving L2 seemed to have done the trick