_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
nelgau has quit [Remote host closed the connection]
nelgau has joined #litex
bl0x_ has quit [Ping timeout: 240 seconds]
bl0x_ has joined #litex
nelgau has quit [Remote host closed the connection]
nelgau has joined #litex
Degi has quit [Ping timeout: 240 seconds]
Degi has joined #litex
nelgau has quit [Remote host closed the connection]
nelgau has joined #litex
nelgau has quit [Ping timeout: 250 seconds]
nelgau has joined #litex
<MoeIcenowy> _florent_: I got a single chip working on 9K
<MoeIcenowy> but not two chips when I arrange their bus regions side-by-side