_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
nelgau has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 240 seconds]
Degi_ is now known as Degi
nelgau has quit [Remote host closed the connection]
nelgau has joined #litex
nelgau has quit [Ping timeout: 256 seconds]
zjason` has joined #litex
zjason has quit [Read error: Connection reset by peer]
<jevinskie[m]> Does litepcie expose raw LTP packets (or the ability to code this) via MMIO?
<jevinskie[m]> I’m looking to race my friend doing a hand written verilog version of a TLP bridge for qemu passthrough and device emulation
FabM has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
<_florent_> tnt: The bitsy arrived this weekend, thanks!
<tnt> _florent_: Ah nice :) Watchout for the reset button on the pmod adapter, it's a bit stiff, I think it didn't like the ultrasonic wash too much but that was my last pushbutton.
<_florent_> jevinskie[m]: not really with LitePCIe directly, but you could probably reuse all this: https://github.com/enjoy-digital/litepcie/tree/master/litepcie/tlp with the Packetizer/Depacketizer and connect it to your own logic
<_florent_> jevinskie[m]: otherwise, this could be of interest: https://github.com/enjoy-digital/pcie_screamer
<_florent_> jevinskie[m]: the aim was to redirect the TLP to an external PC and let it handle the TLPs & respond
<_florent_> tnt: ok thanks, I'll have a look
acathla has joined #litex
nelgau has joined #litex
nelgau has quit [Ping timeout: 256 seconds]
<geertu> a3f: The jh7100 clock/reset definitions have arrived in upstream Linux
essele_ has quit [Read error: Connection reset by peer]
<r4d10n[m]1> With this https://github.com/litex-hub/litex-boards/pull/321 , I am able to get Led chaser running on Pynq Z1.... Litex Bios is not showing up using litex_term... any hints ??
nelgau has joined #litex
nelgau has quit [Ping timeout: 240 seconds]
<SpaceCoaster> _florent_: I rigged up an upduino v2 with psram, same FPGA as bitsy. After a disk failure on my Mac I am restarting my psram stuff. Couldn’t get it to play with QSPI so just SPI for now.
<somlo> _florent_: would it be fair to say that the LiteSDCard gateware doesn't concern itself with the voltage provided to the SD card in any way? (I dug through the migen sources and didn't find anything related to LiteSDCard attempting to manage or control that anywhere)
<somlo> so the voltage is something handled in physical hardware by the dev board or pmod adapter, directly?
<somlo> or am I getting that wrong in some way ?
<geertu> somlo: I think that's correct.
<geertu> On boards with SoCs, you typically have a regulator that can be switched between 1.8V and 3.3V using a GPIO.
<geertu> See e.g. what the vmmc-supply and vqmmc-supply properties point to.
<somlo> geertu: thanks! I'm trying to convince Ulf Hansson to let me get away without adding another (fragile, in my experience) dependency on some sort of voltage-regulator infrastructure, not sure how that's going to go :)
<somlo> I think I'm running into the same issue shorne was with clocks, I'd have to add a depends-on <some-sort-of-kernel-vcc-regulator-thing> to avoid probe getting auto-deferred in its absence, if I'm to do it via DT
<geertu> Without a regulator, you're probably doing mmc at 3.3V, but that depends on the board.
<geertu> at fixed 3.3V.
<geertu> This is something LiteX is not yet aware of
<geertu> So litex_json2dts.py doesn't know.
<geertu> For an mmc bus with suitable voltages, you need both a switchable regulator (controlled by gpio), and switchable pin voltages (through pin control, see pinctrl-names = "default", "state_uhs")
<geertu> I doubt LiteX supports switching a pin's IOStandard from LVCMOS33 to LVCMOS18 and vice versa at runtime?
<geertu> _florent_: ^
FabM has quit [Quit: Leaving]
nelgau has joined #litex
nelgau has quit [Remote host closed the connection]
nelgau has joined #litex
nelgau has quit [Ping timeout: 256 seconds]
nelgau has joined #litex
nelgau has quit [Ping timeout: 240 seconds]
nelgau has joined #litex
nelgau has quit [Ping timeout: 256 seconds]
nelgau has joined #litex
nelgau has quit [Ping timeout: 240 seconds]
nelgau has joined #litex
nelgau has quit [Ping timeout: 256 seconds]
<_florent_> geertu: You need a specific chip or dynamic VIO on the SDCard bank for this, the FPGA can't do it directly.
<_florent_> geertu: it was supported in the first version of LiteSDCard, but it has been simplified and removed (can be implemented on design requiring it, which are not very common in fact)
<somlo> _florent_, geertu: if I won't be allowed to hard-code the mmc voltage in the driver probe() and will have to grab it from DTS instead (by adding a dummy voltage regulator set to 3.3v), I'll also have to make the driver depend on REGULATOR_FIXED_VOLTAGE in Kconfig
<somlo> I figured out how to do it, I'm just still not convinced it's worth the added bloat :)