_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
Emantor_ has quit [Quit: ZNC - http://znc.in]
Emantor has joined #litex
esden has quit [Ping timeout: 260 seconds]
esden has joined #litex
Degi has quit [Ping timeout: 252 seconds]
Degi has joined #litex
ewen has joined #litex
ewen has quit [Ping timeout: 260 seconds]
ewen has joined #litex
ewen has quit [Ping timeout: 245 seconds]
ewen has joined #litex
lkcl was banned on #litex by _florent_ [*!*@we.will.rock.you.bnc4you.xyz]
zjason has quit [Remote host closed the connection]
zjason has joined #litex
lkcl was kicked from #litex by ChanServ [User is banned from this channel]
ewen has quit [Ping timeout: 265 seconds]
<Melkhior> Pictures of the SBusFPGA V1.2 are online: <https://github.com/rdolbeau/SBusFPGA/tree/main/Pictures>
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
<_florent_> Melkhior: Thanks, that's a very nice project
<Melkhior> _florent_: thanks!
<Melkhior> BTW, any known issue with sdcard & linux at the moment? Trying the micro-sd card slot on my board, and it still won't write and I don't understand why :-(
<Melkhior> mounting and reading are fine, writing fails
<Melkhior> well, it's not Litex ; same SW, same configuration except with the pins routed to the pmod ... and the micro-sd card write just fine
<Melkhior> I don't understand what I could have messed up when implementing the micro-sd !
<Melkhior> grrr, if you just say 'pullup' does it mean 'pullup false' in the Xilinx properties ?
<Melkhior> because I just added some 'true' to be cleaner, and now it seems my micro-sd card works!
<Melkhior> Also if anyone is interested in a low-pin-count, low-color accuracy VGA Pmod, mine is here: <https://github.com/rdolbeau/SBusFPGA/tree/main/VGA222-PMOD>
<_florent_> Melkhior: possible for pullup, we are using PULLUP True in the platforms: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/platforms/digilent_arty.py#L302
<Melkhior> yes, I saw that and that's why I added 'True' just to be clean before doing a PR for the updated board ...
<Melkhior> I should have read UG912 ...
<Melkhior> "FALSE|NO: Do not use a pullup circuit (default)."
<Melkhior> grrr
<Melkhior> Well, hopefully I can learn from my mistakes ...
<Melkhior> In which case i'm learning a lot :-)
linear_cannon has quit [Quit: linear_cannon]
linear_cannon has joined #litex
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
<Wolf0> Anyone who knows memory well know what an RDQS window is?
<Wolf0> *RDQS window status
<Wolf0> Or, valid window status (or not valid, I guess)
guan has quit [Ping timeout: 245 seconds]
indy has quit [Quit: ZNC 1.8.2 - https://znc.in]
anuejn has quit [Quit: No Ping reply in 180 seconds.]
anuejn has joined #litex
indy has joined #litex
guan has joined #litex
<_florent_> Wolf0: I'm not very familiar with the lower layers of HBM, but for the reads, there is probably a calibration of the DQS signal (Clk for the Data) to ensure an optimal Data sampling. The valid window is probably the window for which the data is sampled correctly and the ideal sampling point is in the middle.
mtretter has quit [Ping timeout: 245 seconds]
mtretter_ has joined #litex
acathla has quit [Quit: [Guru Meditation]]
acathla has joined #litex
ewen has joined #litex