_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
<sajattack[m]> it built an x64 gdb targeting riscv >:(
<sajattack[m]> when it was set to cross it did, when I set it to native or cross-native it just nopes out
<sajattack[m]> [ERROR] No code for 'native' toolchain type!
Degi has quit [Ping timeout: 260 seconds]
Degi has joined #litex
joseng has quit [*.net *.split]
david-sawatzke[m has quit [*.net *.split]
promach[m] has quit [*.net *.split]
key2_ has quit [*.net *.split]
yorick has quit [*.net *.split]
key2_ has joined #litex
yorick has joined #litex
yorick is now known as Guest4308
promach[m] has joined #litex
joseng has joined #litex
david-sawatzke[m has joined #litex
alainlou has quit [Quit: Client closed]
bluecmd has quit [*.net *.split]
jryans has quit [*.net *.split]
bjonnh has quit [*.net *.split]
trabucayre has quit [*.net *.split]
trabucay1e has joined #litex
bjonnh has joined #litex
FabM has joined #litex
FabM has joined #litex
bluecmd has joined #litex
trabucay1e is now known as trabucayre
jryans has joined #litex
<sajattack[m]> I built gdb by hand and now my kernel keeps panicking
<sorear> that seems bad
<sajattack[m]> well the rootfs did grow to 18MB
<sajattack[m]> I'm guessing the dodgy uart is corrupting a certain percentage of the bits
<sorear> you might also try getting a core dump off the system and then transfering it somewhere else with a gdb
<sajattack[m]> on 2nd thought, maybe I should do a clean buildroot instead of just trying the same one over and over and expecting a different resutl
pftbest has joined #litex
Guest4308 has joined #litex
Guest4308 has quit [Changing host]
Guest4308 is now known as yorick
<sajattack[m]> still kernel panicking
<sajattack[m]> says /sbin/init does not exist
<tpb> Title: hastebin (at hastebin.com)
<sajattack[m]> <sorear> "you might also try getting a..." <- I would think it's easier to get gdb into the ramfs via buildroot than try to extract a coredump but I could be wrong
Coldberg has quit [Ping timeout: 265 seconds]
mtretter has joined #litex
michalsieron has joined #litex
michalsieron has quit [Client Quit]
Coldberg has joined #litex
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
_florent_ has quit []
_florent_ has joined #litex
sorear has quit []
sorear has joined #litex
<acathla> I'm a little lost between add_spi_flash (which uses litespi), SpiFlash (which doesn't seems to use SPIMaster) and what does a timeline do? It's not even in the migen documentation and there are almost no comment.
<acathla> What's the recommended way to add a SPI flash to a SoC now?
<_florent_> acathla: We are progressily switching the different boards in LiteX-Boards to LiteSPI
<_florent_> SpiFlash is still present in the integration for retro-compatibility
<_florent_> but the choice can vary, it depends on your needs: If you need fast MMAP: use LiteSPI, if you want a simple SPI Flash support for just a few writes/reads: use the SPIFlash core, if you need something very minimal use SPI bitbanging.
<acathla> ICESTORM_LC: 5515 with the add_spi_flash versus 5211 with old SPIFlash
<acathla> I need MMAP and SPI to read other SPI chips. That's going to be complicated...
<acathla> Ok I'll try bitbang for the other chips and keep SPIFlash for now.
<tnt> 5211 ... out of 5280 ? cutting it close :)
<_florent_> acathla: LiteSPI is indeed not resource efficient for now: https://github.com/litex-hub/litespi/issues/54
<_florent_> you can probably stay with the old SPI Flash core for now
<leons> so it's ... HeavySPI? :D
<leons> I'm not even gonna try making any more jokes today, I'm sorry :)
<acathla> tnt, it builds! :)
<_florent_> leons: hehe don't worry I also had it in mind just before you wrote it :)
<acathla> There was a discussion somehere about the hardware SPI in iCE40 but I forgot the conclusion...
Coldberg has quit [Ping timeout: 268 seconds]
<tnt> (1) it's not memory mapped, you can't XIP from it
<tnt> (2) I mean, if you're short on LCs, it works but it's not exactly the speediest option.
alainlou has joined #litex
_franck_5 has joined #litex
_franck_ has quit [Ping timeout: 265 seconds]
_franck_5 is now known as _franck_
alainlou has quit [Quit: Client closed]
michalsieron has joined #litex
Coldberg has joined #litex
esden has quit []
esden has joined #litex
michalsieron has quit [Ping timeout: 268 seconds]
Martoni42 has joined #litex
FabM has quit [Ping timeout: 268 seconds]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
Martoni42 has quit [Ping timeout: 260 seconds]
michalsieron has joined #litex
michalsieron has quit [Ping timeout: 268 seconds]
<tcal> I also noticed with the recent liteSPI changes, on Fomu, my intern's design that used to be at 5234/5280 :) is now over by a couple of hundred LCs.
<tcal> It was already using liteSPI , I pulled in changes from 3f6b32b0 (about a month and a half ago) to current.
alainlou has joined #litex