cr1901 changed the topic of ##yamahasynths to: Channel dedicated to questions and discussion of Yamaha FM Synthesizer internals and corresponding REing. Discussion of synthesis methods similar to the Yamaha line of chips, Sound Blasters + clones, PCM chips like RF5C68, and CD theory of operation are also on-topic. Channel logs: https://libera.irclog.whitequark.org/~h~yamahasynths
whitequark has quit [Remote host closed the connection]
emilazy has quit [Write error: Connection reset by peer]
SEGFAULTLauren[m has quit [Read error: Connection reset by peer]
ugla has quit [Read error: Connection reset by peer]
emilazy has joined ##yamahasynths
whitequark has joined ##yamahasynths
ugla has joined ##yamahasynths
SEGFAULTLauren[m has joined ##yamahasynths
<cr1901>
dragonmux, Lord_Nightmare: The LFSR model seems to be a popular way to model how CRCs are actually implemented in practice. But I only understand how they work from doing "pen and paper" calculations on binary strings
<cr1901>
pen and paper conveniently abstracts away pesky things like "shift register initialization contents", "whether the initialization is inverted", "whether bits are shifted left to right or right to left", "whether input is LSB first or MSB first"
<cr1901>
Bit or Byte, for that matter*
<cr1901>
And I just get too damn lost in the details when I try to map what I know about doing CRCs on pen and pad to "what's done in HDL/hardware"
<cr1901>
(binary division is easier than decimal division, and it's almost kinda fun. The extra rules of CRC math are easy to learn too IMO)
<sorear>
have you encountered Fibonacci vs Galois representation yet
<cr1901>
Nope, and from a quick search, I don't think I'm prepared to go down that rabbit hole tonight :)