benh has quit [Quit: ZNC 1.8.2+deb2+b1 - https://znc.in]
benh has joined #litex
linearcannon has quit [Read error: Connection reset by peer]
linear_cannon has joined #litex
zjason`` is now known as zjason
<cr1901>
_florent_: If using a USB UART, is there a way to prevent the serialboot routine from blocking until the serial device is open on the OS side?
karthikeyan has joined #litex
<_florent_>
cr1901: You can probably do this:https://github.com/360nosc0pe/scope/blob/main/sds1104xe.py#L132
karthikeyan is now known as Prometheus
Prometheus is now known as Prometheus6765
<cr1901>
ahhh okay, cool
<cr1901>
interval parameter is for what?
<cr1901>
actually, what do the parameters mean?
<Prometheus6765>
Hello all, I am a complete beginner and I have been reading all I could to simulate an minimal SoC with Litex. Could Somebody help me?
<_florent_>
cr1901: the code is here, happy to answer questions if not clear enough:https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/uart.py#L281-L298
<_florent_>
Prometheus6765: Hi, feel free to ask specific questions if issues while running the simulation
<cr1901>
_florent_: I think I get it. autoflush sits between the PHY and the TX buffer.
<cr1901>
If timeout has passed, begin flushing the TX buffer one char at a time every interval clock cycles
<cr1901>
Is timer.done equal to 0 when timer.wait is equal to 0?
<cr1901>
I.e. if the source _is_ in fact ready, does timer.done immediately assert, or will it still wait for timeout before starting to send out the char
<Prometheus6765>
Thanks. Is there a good tutorial other than the Wiki?
DoubleJ has quit [Remote host closed the connection]
DoubleJ has joined #litex
DoubleJ has quit [Remote host closed the connection]
DoubleJ has joined #litex
zjason` has joined #litex
zjason has quit [Ping timeout: 256 seconds]
Prometheus6765 has quit [Quit: Connection closed for inactivity]
<ilia__s>
Prometheus6765: I have https://github.com/sergachev/litex-template which has everything to simulate a firmware running within a SoC (so that's litex_sim and verilator under the hood) with `poetry run python src/main.py --sim --run`
<ilia__s>
basically main.py, platform_sim.py, soc_base.py and firmware in src/ there are sufficient to create a simulation