_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
Degi has quit [Ping timeout: 256 seconds]
Degi has joined #litex
_whitelogger has joined #litex
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
FabM has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #litex
FabM has quit [Ping timeout: 248 seconds]
FabM has joined #litex
FabM has quit [Changing host]
FabM has joined #litex
cr1901_ has joined #litex
cr1901 has quit [Read error: Connection reset by peer]
nelgau has joined #litex
zjason`` has quit [Remote host closed the connection]
zjason`` has joined #litex
nelgau_ has quit [Ping timeout: 260 seconds]
<acathla> What does "Could not lower all specials" mean? Is it because I have Tristates? Can't it be simulated?
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
cr1901_ is now known as cr1901
zjason`` is now known as zjason
FabM has quit [Ping timeout: 240 seconds]
zjason has quit [Read error: Connection reset by peer]
zjason has joined #litex
<jevinskie[m]> This is an example of dll off mode: https://github.com/ultraembedded/core_ddr3_controller