_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
rektide has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 268 seconds]
Degi_ is now known as Degi
Guest5 has joined #litex
Guest5 has quit [Client Quit]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
FabM has joined #litex
michalsieron has joined #litex
michalsieron has quit [Quit: michalsieron]
somlo_ has quit [Ping timeout: 258 seconds]
somlo has joined #litex
Guest1246 has joined #litex
Guest1246 has quit [Quit: Client closed]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
futarisIRCcloud has joined #litex
FabM has quit [Quit: Leaving]
Wolf0 has joined #litex
<Wolf0> Anyone using Xilinx Virtex Ultrascale+ parts? I have a memory sandbox design which has a memory tester/benchmarker
<Wolf0> Which I'd like tested.
<Wolf0> *HBM
<Wolf0> I should've mentioned HBM parts xD
CarlosEDP has quit [Ping timeout: 256 seconds]
leons has quit [Ping timeout: 252 seconds]
promach[m] has quit [Ping timeout: 252 seconds]
shoragan[m] has quit [Ping timeout: 268 seconds]
vomoniyi[m] has quit [Ping timeout: 268 seconds]
david-sawatzke[m has quit [Ping timeout: 276 seconds]
sajattack[m] has quit [Ping timeout: 276 seconds]
DerekKozel[m] has quit [Ping timeout: 272 seconds]
dcallagh has quit [Ping timeout: 272 seconds]
jryans has quit [Ping timeout: 268 seconds]
jevinskie[m] has quit [Ping timeout: 276 seconds]
OmkarBhilare[m] has quit [Ping timeout: 276 seconds]