_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 265 seconds]
Degi_ is now known as Degi
C-Man has quit [Ping timeout: 265 seconds]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
<leons> On an UltraScale+ board I'm trying to support, I'm getting an error that `sys_rst` is driven by both an FDPE primitive, as well as some logic of the CRG IDELAYCTRL on latest LiteX master.
<leons> ERROR: [Synth 8-2576] procedural assignment to a non-register sys_rst is not permitted
<leons> these seem to be the offending pieces: https://gist.github.com/lschuermann/6f6057864c9ae41dfc280fa080f9fccd
<_florent_> leons: A specific reset sequence has to be ensured when using the IDELAYCTRL, so USIDELAYCTRL is handling the sys_rst
<_florent_> On your PLL, make sure to set with_reset=False when using an IDELAYCTRL: https://github.com/litex-hub/litex-boards/blob/master/litex_boards/targets/xilinx_kcu105.py#L46
michalsieron has joined #litex
<leons> Thanks, that works! I tried to be clever and not just copy everything verbatim from kcu105, but it turns out that's exactly what's necessary :)
nthiel has joined #litex
michalsieron has quit [Remote host closed the connection]
<leons> Awesome, the first board where I got the DRAM to work completely :)
<leons> Does LiteEth by any chance support SGMII interfaces? I don't see it being used in litex-boards anywhere, and there seems to be a PCS implementation, though I'm not sure it applies to Xilinx FPGAs?
C-Man has joined #litex
<OmkarBhilare[m]> _florent_: is wishbone-utils up running?
C-Man has quit [Ping timeout: 272 seconds]
C-Man has joined #litex
geertu has quit [Quit: leaving]
<david-sawatzke[m> In liteeth, what's the lite_be parameter? It doesn't seem to be a simple one hot counter, afaict from mac/sram.py:231
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
nthiel has quit []
hexagon5un has joined #litex
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
pftbest_ has joined #litex
pftbest has quit [Read error: Connection reset by peer]
pftbest_ has quit [Remote host closed the connection]
pftbest has joined #litex
_whitelogger has joined #litex
lexano has quit [Ping timeout: 250 seconds]
<_florent_> leons: the pcs_1000basex supports SGMII but not sure I tested it personnaly on a real SGMII interface
awordnot has quit [Ping timeout: 240 seconds]
<_florent_> OmkarBhilare[m]: wishbone-utils should still be working yes, I don't use it that often (litex_server is more convenien for me since I'm familiar with it) but last time I tested wishbone-utils it was working and the protocol hasn't changed since
<_florent_> david-sawatzke[m: last_be indicates the last valid valid byte in the work, this is only useful for data_width > 8
<_florent_> BTW, I'll be in vacation for three weeks, so sorry if I'm not very present
lexano has joined #litex
<acathla> _florent_, starting when? Now?
peepsalot has joined #litex
peeps[zen] has quit [Ping timeout: 258 seconds]
awordnot has joined #litex