<simeonm>
Hi! I'm trying to build a SOC for the Colorlight 5A-75B (v7) with both ethernet interfaces (liteeth etherbone on one and liteeth ethernet on the other). I am running into clock domain issues. I figured out I need to specify phy_cd, but now I get "ERROR: Cell 'TRELLIS_IO' cannot be bound to bel 'X0/Y38/PIOD' since it is already bound to cell 'TRELLIS_IO_1'". Here is what I've tried: https://gist.github.com/simeonmiteff/abe97d2e2904c5373919db4c2f56e46f,
<simeonm>
any ideas?
Coldberg has quit [Ping timeout: 245 seconds]
Coldberg has joined #litex
Coldberg has quit [Remote host closed the connection]
Coldberg has joined #litex
Coldberg has quit [Ping timeout: 245 seconds]
Coldberg has joined #litex
Coldberg has quit [Ping timeout: 250 seconds]
cr1901 has quit [*.net *.split]
lambda has quit [*.net *.split]
cr1901 has joined #litex
lambda has joined #litex
jevinskie[m] has joined #litex
jryans has joined #litex
david-sawatzke[m has joined #litex
nickoe_ has joined #litex
hexagon5un has joined #litex
jevinskie[m] has quit [Ping timeout: 272 seconds]
jryans has quit [Ping timeout: 272 seconds]
trabucay1e has joined #litex
shorne_ has joined #litex
_franck_ has joined #litex
awordnot has joined #litex
awordnot has quit [Signing in (awordnot)]
awordnot has joined #litex
david-sawatzke[m has quit [Ping timeout: 272 seconds]
Coldberg has quit [Read error: Connection reset by peer]
_franck_3 is now known as _franck_
<david-sawatzke[m>
The issue is that both phys share some pins like RESET MDIO & MDC, so any phy driver has to take that into account. You'll probably have to patch it or write your own phy driver
<leons>
I think reset should be fine given it’s an output? For MDIO and MDC it might be fine to just not connect them if the PHY is properly configured on startup.
franck_ has quit [Quit: Konversation terminated!]
peeps[zen] has quit [Read error: Connection reset by peer]
peepsalot has joined #litex
<simeonm>
david-sawatzke[m, leons: ok thanks I'll look into that