azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 255 seconds]
Degi_ is now known as Degi
specing has quit [Killed (NickServ (GHOST command used by specing_))]
specing_ has joined ##openfpga
specing_ is now known as specing
cr19011 has joined ##openfpga
cr1901 has quit [Ping timeout: 255 seconds]
ZipCPU_ has joined ##openfpga
ZipCPU has quit [Ping timeout: 255 seconds]
ZipCPU_ is now known as ZipCPU
GenTooMan has quit [Ping timeout: 255 seconds]
GenTooMan has joined ##openfpga
Sellerie has quit [Quit: Bye]
Raito_Bezarius has quit [Ping timeout: 255 seconds]
GenTooMan has quit [Ping timeout: 240 seconds]
Raito_Bezarius has joined ##openfpga
GenTooMan has joined ##openfpga
balrog has quit [Quit: Bye]
balrog has joined ##openfpga
specing_ has joined ##openfpga
specing has quit [Killed (NickServ (GHOST command used by specing_))]
tokomak has quit [Read error: Connection reset by peer]
<tnt>
kittennbfive: ah nice :)
<kittennbfive>
in case somebody else struggles (i know this channel is logged, so...) with manually using those EBR-things with Yosys, i also uploaded what i called "Geeknotes" about this.