azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
emeb has quit [Quit: Leaving.]
emeb_mac has quit [Ping timeout: 265 seconds]
emeb_mac has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 258 seconds]
Degi_ is now known as Degi
oeuf has quit [Ping timeout: 252 seconds]
uovo has quit [Ping timeout: 272 seconds]
tokomak has joined ##openfpga
oeuf has joined ##openfpga
uovo has joined ##openfpga
oeuf has quit [Ping timeout: 256 seconds]
oeuf has joined ##openfpga
specing_ has joined ##openfpga
specing has quit [Ping timeout: 272 seconds]
specing_ is now known as specing
emeb has joined ##openfpga
uovo has quit [Ping timeout: 256 seconds]
tokomak has quit [Read error: Connection reset by peer]
oeuf has quit [Ping timeout: 268 seconds]
oeuf has joined ##openfpga
uovo has joined ##openfpga
uovo has quit [Ping timeout: 265 seconds]
oeuf has quit [Ping timeout: 265 seconds]
egg|cell|egg has quit [Ping timeout: 272 seconds]
<pie_> qu1j0t3: finally started reading introduction to vlsi systems a bit more seriously prompted by yesterday's
<pie_> people do seem to say "too bad it never got updated for cmos"
<qu1j0t3> i wonder if hennessy & paterson might be more relevant to your topic
<qu1j0t3> but i'm not sure what you're trying to learn
<pie_> havent really looked at the transistor level chapters tho
<pie_> roughly just trying to get a good enough idea that i can give a coherent explanation
<pie_> but yea H&P is also going to be relevant
<pie_> the control logic is about 1 chapter (at least what ive read so far) in C&M even getting through that was a bit tiring
<pie_> half the work was just figuring out wtf is going on overall though heh
<pie_> i kept trying to figure out which components the cover art is and then i accidentally found in the index that instead of "cover" or any word of the sort they were using some weird words
<pie_> which was why i couldnt find the right part x)
<pie_> endsomething and frontissomething
<pie_> but i didnt have h&p on hand and i felt more like reading a book
<qu1j0t3> frontispiece?
<pie_> yeah
<qu1j0t3> endpapers
<qu1j0t3> iirc
<qu1j0t3> pie_: If those texts are a bit much, i found Niklaus Wirth's "Digital Circuit Design for Computer Science Students" really helpful. He goes from transistor to CPU.
<qu1j0t3> pie_: (and there are exercises)
oeuf has joined ##openfpga
uovo has joined ##openfpga
oeuf has quit [Ping timeout: 272 seconds]
uovo has quit [Ping timeout: 272 seconds]
oeuf has joined ##openfpga
uovo has joined ##openfpga
uovo has quit [Ping timeout: 272 seconds]
uovo has joined ##openfpga
uovo has quit [Ping timeout: 272 seconds]
uovo has joined ##openfpga
GenTooMan has quit [Ping timeout: 240 seconds]
GenTooMan has joined ##openfpga
_franck_3 has joined ##openfpga
_franck_ has quit [Ping timeout: 272 seconds]
_franck_3 is now known as _franck_
<pie_> hmhm
specing has quit [Ping timeout: 268 seconds]
specing has joined ##openfpga
lambda has quit [Ping timeout: 272 seconds]
lambda has joined ##openfpga