azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
tokomak has joined ##openfpga
Degi_ has joined ##openfpga
Degi_ is now known as Degi
Degi has quit [Ping timeout: 255 seconds]
specing_ has joined ##openfpga
specing has quit [Ping timeout: 256 seconds]
specing_ is now known as specing
egg|cell|egg has joined ##openfpga
kristianpaul has quit [Ping timeout: 272 seconds]
kristianpaul has joined ##openfpga
peepsalot has quit [Read error: Connection reset by peer]
peeps[zen] has joined ##openfpga
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
kristianpaul has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 276 seconds]
kristianpaul has quit [Ping timeout: 272 seconds]
kristianpaul has joined ##openfpga
kristianpaul has quit [Ping timeout: 256 seconds]
GenTooMan has quit [Ping timeout: 272 seconds]
kristianpaul has joined ##openfpga
GenTooMan has joined ##openfpga
kristianpaul has quit [Quit: WeeChat 2.3]
emilazy has quit [*.net *.split]
indy has quit [*.net *.split]
tpw_rules has quit [*.net *.split]
Zorix has quit [*.net *.split]
Zorix_ has joined ##openfpga
tpw_rules has joined ##openfpga
indy has joined ##openfpga
specing_ has joined ##openfpga
specing has quit [Ping timeout: 255 seconds]
specing_ is now known as specing
jemk_ has quit [Read error: Connection reset by peer]
jemk has joined ##openfpga
kristianpaul has joined ##openfpga
kristianpaul has joined ##openfpga
Zorix_ is now known as Zorix
egg|cell|egg has joined ##openfpga
tokomak has quit [Read error: Connection reset by peer]
egg|cell|egg has quit [Ping timeout: 245 seconds]
jevinskie[m] has quit [Remote host closed the connection]
promach[m] has quit [Remote host closed the connection]
whitequark has quit [Write error: Connection reset by peer]
<tnt> Is there anyway in verilog or systemverilog to set module parameters from something I'd read from a file ?
<tnt> I'm basically trying to emulate the "INIT_FILE" params the OSS toolchain has for SB_RAM40_4K in radiant using PDP4K primitives.
<mwk> nope, that's pretty much impossible in sv's elaboration sequence
<mwk> best you can do is hack something up with `include
<tnt> That's unfortunate :/ But tx for the confirmation.
egg|cell|egg has joined ##openfpga
promach[m] has joined ##openfpga
whitequark has joined ##openfpga
jevinskie[m] has joined ##openfpga
emilazy has joined ##openfpga
jn has quit [Remote host closed the connection]
jn has joined ##openfpga
jn has joined ##openfpga
balrog has quit [Ping timeout: 252 seconds]