cr1901 has quit [Read error: Connection reset by peer]
cr1901_ is now known as cr1901
mwk has quit [Ping timeout: 240 seconds]
mwk has joined #yosys
arkanoid has joined #yosys
<arkanoid>
hello! I'm a newbie handling yosys for the first time. By reading the manual/docs I'm not fully understanding the difference between `synth` script and `prep` script. Would you please try to explain it to me in simple terms?
<Guest45>
ABC: Some parts of the supergate-based technology mapper may not work correctly.
<Guest45>
ABC: Warnings: genlib library reader cannot detect the AND2, NAND2, OR2, and NOR2 gate.
<Guest45>
ABC: Some parts of the supergate-based technology mapper may not work correctly.
<Guest45>
ABC: + strash
<Guest45>
ABC: + &get -n
<Guest45>
ABC: + &fraig -x
<Guest45>
ABC: + &put
<Guest45>
how to solve it?
<Guest45>
I have BUF, AND2,NAND2,etc.. in .lib
<jevinskie[m]>
<so-offish> "jevinskie: What are you using..." <- I was probably going to use IDA scripted from the command line and just have it decompile the whole binary to C and then run some regexes over the C. Binja would be good too but I don’t have a headless license. I don’t even want to look into what it takes to get ghidra to spit out a C file from the command line.
<lofty>
arkanoid: `prep` is mostly for formal verification: simple, relatively straightforward transformations that don't majorly change the design
<lofty>
`synth` is for ASIC/FPGA synthesis; here things like technology mapping and such occur.
Guest75 has quit [Quit: Client closed]
|{ame has quit [Quit: Client closed]
kraiskil has joined #yosys
<arkanoid>
lofty: thanks!
kraiskil has quit [Ping timeout: 240 seconds]
somlo has quit [Ping timeout: 240 seconds]
somlo has joined #yosys
so-offishul has joined #yosys
so-offish has quit [Ping timeout: 240 seconds]
so-offish1 has joined #yosys
so-offishul has quit [Ping timeout: 268 seconds]
tlwoerner has quit [Quit: Leaving]
tlwoerner has joined #yosys
kittennbfive has joined #yosys
<kittennbfive>
Hello! I have noticed that there is a "-full" flag for the "opt" pass, but it isn't used for synth_ecp5. I hacked https://github.com/YosysHQ/yosys/blob/master/techlibs/ecp5/synth_ecp5.cc#L286 replacing "opt" by "opt -full" and it seems to increase the maximum speed for my design by about 5-15MHz. Is this just luck or ... ? Is there a reason there isn't a -fullopt flag or similar for synth_ecp5?
cr1901 has quit [Read error: Connection reset by peer]
<lofty>
kittennbfive: I mean, `opt` gets called a lot of times. normally it's just used for cleanup though.
<kittennbfive>
The strange thing is that if i add -full to the other opt-passes the maximum frequency goes down... But this is not a scientific experiment, just some random fiddling around...