whitequark changed the topic of #amaranth-lang to: Amaranth hardware definition language ยท weekly meetings on Mondays at 1700 UTC ยท code https://github.com/amaranth-lang ยท logs https://libera.irclog.whitequark.org/amaranth-lang
Degi has quit [Ping timeout: 240 seconds]
Degi has joined #amaranth-lang
LoveMHz has quit [Read error: Connection reset by peer]
tannewt has quit [Read error: Connection reset by peer]
esden has quit [Read error: Connection reset by peer]
LoveMHz has joined #amaranth-lang
tannewt has joined #amaranth-lang
esden has joined #amaranth-lang
sorear has quit [Ping timeout: 252 seconds]
benreynwar has quit [Ping timeout: 252 seconds]
ktemkin has quit [Ping timeout: 252 seconds]
benreynwar has joined #amaranth-lang
sorear has joined #amaranth-lang
ktemkin has joined #amaranth-lang
mindw0rk has quit [Quit: ZNC 1.8.2 - https://znc.in]
mindw0rk has joined #amaranth-lang
mkal has joined #amaranth-lang
cr1901 has quit [Ping timeout: 260 seconds]
cr1901_ has joined #amaranth-lang
bl0x has joined #amaranth-lang
mkal has quit [Quit: Client closed]
<d1b2> <dave berkeley> I'd like to be able to add bitslices of signals as named traces for a VCD dump in pysim.py I have a payload Signal. I'd like to be able to generate a named trace for slices of that payload. Is this something that the replacement for Record will be able to do?
FL4SHK has quit [Ping timeout: 260 seconds]
FL4SHK has joined #amaranth-lang
DeVector[m] has quit [Ping timeout: 246 seconds]
xiretza[m] has quit [Ping timeout: 246 seconds]
xiretza[m] has joined #amaranth-lang
DeVector[m] has joined #amaranth-lang
balrog has quit [Quit: Bye]
balrog has joined #amaranth-lang
jjsuperpower has joined #amaranth-lang
cr1901_ is now known as cr1901
healdove has quit [Quit: You have been kicked for being idle]
jjsuperpower has quit [Ping timeout: 246 seconds]
jjsuperpower has joined #amaranth-lang
jjsuperpower has quit [Ping timeout: 276 seconds]
<d1b2> <josuah_dem> So, you ask things that people would consider trivial, I conclude you are asking in the right place!
<josuah> @VA3TEC-Mikek-14362: I think lawrie played with amaranth since early on, these projects might have been built for an earlier version of Amaranth
<josuah> documentation contributions might be going onto here: https://github.com/amaranth-lang/amaranth/tree/main/docs
<d1b2> <VA3TEC-Mikek-14362> HaHa ๐Ÿ™‚ Thanks! Yes, So Good news I figured it out! I was putting in the wrong io standard, and voltage setting. it was from Lawrie's project. I was able to get past that part ! Now it's dying on the pin names, The code I am using using is adding a "" in the pin name, and Quartus does not like that. I think it's a python finger problem. Still going through it. I am still learning python, :). Other good news I finally
<d1b2> broke down I bought the Siglent SDS2000x Plus. with the logic probes. HAPPY happy Joy joy! Now just to have to get some twittly bits on the screen!! ๐Ÿ™‚ Thanks Josuah! Appreciate your helpful comments! ๐Ÿ™‚
<josuah> a cheap logic analyzer is also convenient and some cheap clones of a discontinuited do a good job for very low speeds, such as I2C/SPI/UART/...
<josuah> https://www.aliexpress.com/item/1005003649856071.html <- this can be plugged directly onto a PMOD, and then has the right pinout. It works with Pulseview (open source)
<josuah> mind to offset it by 1 pin to avoid connecting Gnd to Vcc though...
<josuah> I think you can get ScopeHAL to work with Siglent scopes in case the built-in features feel short
<josuah> very nice feature to have keyboard mice available on them!
<josuah> hah, 16 digital channels, you'll likely not need any of these cheapo chinese things