azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
nelgau has joined ##openfpga
anticw has quit [Ping timeout: 248 seconds]
anticw has joined ##openfpga
anticw has quit [Remote host closed the connection]
anticw has joined ##openfpga
knielsen has quit [Ping timeout: 260 seconds]
knielsen_ has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 255 seconds]
Degi_ is now known as Degi
anticw has quit [Remote host closed the connection]
anticw has joined ##openfpga
cr1901_ has joined ##openfpga
cr1901 has quit [Ping timeout: 246 seconds]
balrog has quit [Quit: Bye]
balrog has joined ##openfpga
<pie_>
I also probably need to make my project interesting enough to be selected for the shuttles :/
<gatecat>
it's at least theoretically a pure lottery these days so it shouldn't matter