ChanServ changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
gsmecher has quit [Ping timeout: 250 seconds]
citypw has joined #yosys
bl0x_ has quit [Ping timeout: 240 seconds]
bl0x_ has joined #yosys
ec has quit [Ping timeout: 276 seconds]
nelgau has joined #yosys
nelgau has quit [Remote host closed the connection]
sagar_acharya has joined #yosys
sagar_acharya has quit [Quit: Leaving]
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
FabM has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
adjtm has quit [Remote host closed the connection]
adjtm has joined #yosys
sagar_acharya has joined #yosys
<sagar_acharya> When I open Makefile of picorv32 in an editor, things crash, has anyone else experienced this?
<sagar_acharya> I have to kill the process with "kill -9 <pid>". I just deleted the repo, cloned it and again with fresh downloaded file, featherpad goes in an infinite loop
<sagar_acharya> Doesn't happen with nano, strange!
vidbina_ has joined #yosys
<sagar_acharya> What does picosoc contain in addition to rv32 processor? In layman terms.
<tnt> https://github.com/YosysHQ/picorv32/tree/master/picosoc ... like ... first picture of the readme.
<sagar_acharya> Alright, I still find it difficult to understand the working. Say I have ps2 and vga, where would they be connected?
<sagar_acharya> I guess VGA would be on GPIO controller
<tnt> Huh no.
<Sarayan> I wonder if I could run that in the mister using the sdram as ram and the usb-serial as serial to probe internal stuff. I don't have working bram yet
<Sarayan> or possibly the ddr3 as ram. Do we have scripting languages implementations on the rv32 that would allow for such probing?
<sagar_acharya> Ok, I'll read a bit on this basic nomenclature and be back
<Sarayan> sagar: it does flash and serial, no vga or ps2 with the provided code
<sagar_acharya> Yes, I'm saying if I want to use vga and ps2, I should be able to connect it in "Your circuit" part.
<Sarayan> sure
<Sarayan> in the "Memory mapped user peripherals"
<Sarayan> you have to decide where you put the framebuffer though for vga
<Sarayan> and what it looks like
<Sarayan> and how you ensure that the scanout and the cpu accesses don't walk on each other
<Sarayan> all the usual hardware fun
<sagar_acharya> I'm new man. The things usual for you are new to me.
vidbina_ has quit [Ping timeout: 240 seconds]
<sagar_acharya> I started with verilog a week ago. I have done digital electronics though. I understand signals, fsms, karnaugh maps, and completed a course of vlsi
<sagar_acharya> Where the prof implemented rv32 processor in a 5 stage pipeline at end.
<sagar_acharya> I'm unaware of typical hardware debugging.
<sagar_acharya> 0x03000000 .. 0xFFFFFFFF
<sagar_acharya> This is address range of memory mapped peripherals.
<sagar_acharya> Do these hex codes point to particular connection lines, after all, I have to connect vga and ps2 to some lines.
<Sarayan> you can see the (minimalist) memory decode at 117+
<Sarayan> 03xxxxxx is indicative, you can do what you want in reality
<sagar_acharya> Thanks, that's interesting! I'll be back after some study of pre-requisites.
sagar_acharya has quit [Quit: Leaving]
vidbina_ has joined #yosys
lizelive has joined #yosys
lizelive has quit [Quit: Client closed]
peeps has quit [Read error: Connection reset by peer]
Guest40 has joined #yosys
Guest40 has quit [Client Quit]
peeps[zen] has joined #yosys
bl0x_ has quit [Ping timeout: 245 seconds]
bl0x_ has joined #yosys
sagar_acharya has joined #yosys
mwk has quit [Ping timeout: 240 seconds]
mwk has joined #yosys
sagar_acharya has quit [Quit: Leaving]
ec has joined #yosys
vidbina_ has quit [Ping timeout: 256 seconds]
vidbina_ has joined #yosys
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #yosys
sagar_acharya has joined #yosys
<sagar_acharya> I read on UART and XIP SPI Flash controller. What's their role in picosoc. I guess UART is used for inputs. I didn't get what XIP SPI Flash controller would do.
<sagar_acharya> I didn't get storage of instruction addresses in XIP instead of instructions themselves. Would the instruction addresses point to SRAM?
<sagar_acharya> How would the control of picosoc look like? Say I attach ps2 and vga and nothing else, just picosoc as in uart, sram, picorv32 and xip. How would the connections happen and how would control flow happen?
<gatecat> no, the instructions are stored as-is in flash - XIP means that the 16MB (max) of SPI flash is directly mapped to memory and code in SPI flash can be run by the processor by pointing the PC into that range
<sagar_acharya> alright. So control inputs for loading the instructions to rv32 are not shown in the diagram?
<gatecat> no, they're loaded on the system bus
<gatecat> picorv32 doesn't have a split instruction/data bus
<gatecat> everything is loaded on the same bus
<sagar_acharya> I mean that bus is shared across uart, sram and xip so, there must be some control right where other 2 would stop while 1 is using the bus?
<gatecat> that's the decode Sarayan has pointed to
<sagar_acharya> aah ok.
<sagar_acharya> nice
citypw has quit [Ping timeout: 276 seconds]
<sagar_acharya> Can you tell me about 8 inputs except system clock and reset
unkraut has quit [Remote host closed the connection]
<sagar_acharya> This nomenclature is really tough for me. I'll try reading some verilog of picosoc.
<sagar_acharya> If someone knows some basic book for understanding basic structure of such SoC, please recommend me.
vidbina_ has quit [Ping timeout: 250 seconds]
gsmecher has joined #yosys
vidbina_ has joined #yosys
sagar_acharya has quit [Quit: Leaving]
FabM has quit [Ping timeout: 245 seconds]
Lord_Nightmare has quit [Read error: Connection reset by peer]
Lord_Nightmare has joined #yosys
unkraut has joined #yosys
sagar_acharya has joined #yosys
<sagar_acharya> For iCE40, are there already available SoCs with ps2 and vga support?
zachjs has joined #yosys
sagar_acharya has quit [Quit: Leaving]
zachjs has quit [Quit: zachjs]
vidbina_ has quit [Quit: vidbina_]