azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Degi_ has joined ##openfpga
Degi_ is now known as Degi
tokomak has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
kmehall_ has quit [Remote host closed the connection]
kmehall has joined ##openfpga
somlo_ has joined ##openfpga
somlo has quit [Remote host closed the connection]
emeb_mac has quit [Quit: Leaving.]
ZipCPU_ has joined ##openfpga
ZipCPU has quit [Ping timeout: 240 seconds]
ZipCPU_ is now known as ZipCPU
jevinskie[m] has quit [Quit: Bridge terminating on SIGTERM]
whitequark has quit [Quit: Bridge terminating on SIGTERM]
promach[m] has quit [Quit: Bridge terminating on SIGTERM]
emilazy has quit [Quit: Bridge terminating on SIGTERM]
promach[m] has joined ##openfpga
emilazy has joined ##openfpga
jevinskie[m] has joined ##openfpga
whitequark has joined ##openfpga
<tnt>
Mmm ... Before I dig too much, did something change in the nextpnr python bindings ? Some scripts I have crash now on recent nextpnr. (previous update was mid-june and it ran fine).
<tnt>
TypeError: Unable to convert function return value to a Python type! The signature was (arg0: nextpnrpy_ice40.NetInfo) -> object
<tnt>
When trying to access some_net.users
<tnt>
Also ... someone added a bunch of CRLF :/
<gatecat>
tnt: hmm, not aware of anything that should have broken that
<gatecat>
I'm afk right now but can have a look in a few hours if you don't manage to find anything
<gatecat>
and yeah, I had CRLFs were all gone but that will need fixing too...
<tnt>
I had a look at the logs and didn't really see anything relevant. But I rebuilt master on my laptop and confirmed there is indeed an isseu. (before I was comparing my custom laptop build with the oss-cad-suite binary on a different machine so it might have been something in the binary build, but now they're both custom builds).
<Guest13>
Hi, all! Does anyone know way to decrypt Xilinx source code with xilinxt_2017_05 key? There is xilinx_2016_05 on eetop, but I can't find anything newer
Maylay has quit [Quit: Pipe Terminated]
Maylay has joined ##openfpga
specing has quit [Ping timeout: 252 seconds]
emeb has joined ##openfpga
msh has joined ##openfpga
emeb_mac has joined ##openfpga
azonenberg has quit [Ping timeout: 272 seconds]
emeb_mac has quit [Ping timeout: 240 seconds]
emeb has quit [Ping timeout: 248 seconds]
emeb_mac has joined ##openfpga
emeb has joined ##openfpga
azonenberg has joined ##openfpga
kristianpaul has quit [Ping timeout: 272 seconds]
kristianpaul has joined ##openfpga
emeb has left ##openfpga [##openfpga]
tokomak has quit [Ping timeout: 240 seconds]
specing has joined ##openfpga
zyp has quit [*.net *.split]
tnt has quit [*.net *.split]
Patater has quit [*.net *.split]
felix_ has quit [*.net *.split]
vup has quit [*.net *.split]
zyp has joined ##openfpga
felix_ has joined ##openfpga
vup has joined ##openfpga
Patater has joined ##openfpga
tnt has joined ##openfpga
GenTooMan has quit [Ping timeout: 256 seconds]
GenTooMan has joined ##openfpga
specing_ has joined ##openfpga
specing has quit [Killed (NickServ (GHOST command used by specing_))]