whitequark changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/ | Bridged to #yosys:matrix.org
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
lexano has quit [Ping timeout: 244 seconds]
<juri_> bjorkintosh: about 70 euros.
<bjorkintosh> oh that's cheap. I thought it was a MisterFPGA
<juri_> doesn't the mister use a de10?
<bjorkintosh> I don't know. I thought they were pretty much the same thing.
<bjorkintosh> I have lattices.
<bjorkintosh> the kind which accompanies this book: https://nandland.com/book-getting-started-with-fpga/
<tpb> Title: Getting Started With FPGAs - Book for Beginners in VHDL, Verilog, and FPGAs - Nandland (at nandland.com)
<juri_> I have latices, alteras, xilinxes, and a few other random ones. now, to actually make things with them.
lexano has joined #yosys
famubu[m] has joined #yosys
<famubu[m]> Can xdc and sdc file used for specifying constraints for open source tool chains? Or is it vivado/quartus only?
<famubu[m]> Saw some cst files for gowin stuff.
<lofty> famubu[m]: yes, generally architectures try to match the same constraint format as the proprietary tooling
bjorkintosh has quit [Quit: "Every day, computers are making people easier to use." David Temkin]
bjorkintosh has joined #yosys
bjorkintosh has quit [Changing host]
bjorkintosh has joined #yosys
oldtopman has quit [Ping timeout: 255 seconds]
oldtopman has joined #yosys
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys
somlo has quit [Remote host closed the connection]
somlo has joined #yosys