_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
Emantor has quit [Quit: ZNC - http://znc.in]
Emantor has joined #litex
Hoernchen_ has joined #litex
Hoernchen has quit [Ping timeout: 268 seconds]
Degi_ has joined #litex
Degi has quit [Ping timeout: 255 seconds]
Degi_ is now known as Degi
FabM has joined #litex
FabM has quit [Changing host]
FabM has joined #litex
Flea86 has quit [*.net *.split]
Flea86 has joined #litex
FabM has quit [Ping timeout: 256 seconds]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
obinou has quit [Read error: Connection reset by peer]
pftbest has joined #litex
pftbest has quit [Client Quit]
Hammdist has joined #litex
<Hammdist> I was having trouble locating the 125mhz reference clocks on the colorlight v8, and I suspect there are none, or they are not wired to the fpga. I usually use the reference clock for transmitting packets. as far as I can tell litex/liteeth on these boards seems to be using the receive clock as a reference for transmission. is that legit? wouldn't
<Hammdist> it be better to use a PLL to bring the 25mhz reference clock up to 125mhz and use that as the reference for transmit?
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
ElfenKaiser has joined #litex