dgilmore changed the topic of #fedora-riscv to: Fedora on RISC-V https://fedoraproject.org/wiki/Architectures/RISC-V || Logs: https://libera.irclog.whitequark.org/fedora-riscv || Alt Arch discussions are welcome in #fedora-alt-arches
bkeys has joined #fedora-riscv
zsun has joined #fedora-riscv
<davidlt[m]> OpenSBI v1.1 Released
zsun has quit [Quit: Leaving.]
<davidlt[m]> oh, new syscalls are coming to riscv (and other arches) for the new mount stuff
<davidlt[m]> Almost forgot about that
pierosimonet has joined #fedora-riscv
pierosimonet has quit [Quit: pierosimonet]
pierosimonet has joined #fedora-riscv
pierosimonet has quit [Ping timeout: 272 seconds]
unlord has joined #fedora-riscv
<unlord> Hello
<unlord> I managed to boot a fedora RV64 image with qemu
<unlord> are there any pre-built RV32 images?
<unlord> davidlt[m]: I see you are the owner of these images on http://fedora.riscv.rocks/koji/tasks?state=closed&view=flat&method=createAppliance&order=-id
zsun has joined #fedora-riscv
<davidlt[m]> unlord: no, there are currently no plans (at least from my side) to support riscv32.
<davidlt[m]> I haven't seen any distro supporting riscv32 apart OpenEmbedded and maybe Buildroot.
<unlord> davidlt[m]: I saw RV32 support coming to kernel 5.19, would this allow for RV32 ELF32 binaries to run on an RV64 system?
zsun has quit [Quit: Leaving.]
<davidlt[m]> unlord: not fully sure. This is CONFIG_COMPAT, but to my knowledge there are no silicon chip or core IP that would support riscv32 and riscv64.
<davidlt[m]> I don't plan to enable CONFIG_COMPAT in Fedora.
<Esmil> davidlt[m]: do you know if it's supported by Qemu?
<davidlt[m]> Esmil: I think the instructions pointed to this QEMU branch: https://github.com/romanheros/qemu/commits/riscv-upstream-uxl-v5
<davidlt[m]> Don't tell me you plan to enable that on Ubuntu side? :)
<davidlt[m]> There are no real riscv32 silicon, and I don't see too much interest into this.
<Esmil> Thanks. I guess I'm trying to form an opinion on that, but yeah if not even upstream Qemu supports it then the only reason to enable it for riscv would be to align the configuration with other arches
<davidlt[m]> Not really, Arnd had a good comment on v0
<davidlt[m]> Looks good overall, see my individual replies for minor comments I had.... (full message at https://libera.ems.host/_matrix/media/r0/download/libera.chat/e4c1503263cc74ac0814e3aadb2ce8b1e6a8516e)
<davidlt[m]> Also it's not like x86 and x86_64.
<davidlt[m]> It's more like aarch32 and aarch64, and most silicons most likely don't even implement aarch32 mode.
<davidlt[m]> We don't really have legacy here to follow.
<davidlt[m]> From what Guo mentioned it sounds that their next-gen cores should be able to support riscv32 and riscv64.
<davidlt[m]> "You would get the answer when our new generation CPU is announced and it's soon."
<davidlt[m]> I am not a fan on ILP32 too. These things are basically not used.
<davidlt[m]> So they rust, but adds more ABIs, multi-libs, syscalls, attack surface, etc.
<davidlt[m]> Anrd even talks how ILP32 was never merged for arm64/aarch64 stuff because of the similar reasons.
<davidlt[m]> Almost no one gonna use it. If you need riscv32 run riscv32 kernels.
<davidlt[m]> Jessica (psABI TG co-chair) also said that we don't want to see ILP32 RV64 happening.
<davidlt[m]> My tinking is pure 64-bit, because anything else is not likely to be used. If you need riscv32, boot riscv32 kernel.
<davidlt[m]> No one or almost no one will be testing these things in real world.
<davidlt[m]> And in general no major distro is bootstrapping riscv32.
<davidlt[m]> The same way almost no one is building riscv32 silicon for Linux action.
<Esmil> yeah, makes sense. i guess we'll hear about it soon enough if someone needs it
<Esmil> ..outside of some very specialised buildroot/yocto application to squeeze out the last bit of memory
<unlord> davidlt[m]: I'm having a hard time finding any distro images for riscv32