azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs:
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
Degi has quit [Ping timeout: 255 seconds]
Degi has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
josuah has quit [Quit: zzz]
schaeg has joined ##openfpga
<Hammdist> hi all. I'm trying to use the bram outreg mode on ecp5 with yosys. this thing is apparently the real chops when it comes to improving timings of a design. however, it seem to lack support in current yosys. there is a plug-in here that allegedly does it: however, when I try to use it it
<Hammdist> complains that yosys has routed the bram outputs to LUTs, not to DFFs. manual inspection of the json confirms this to be the case. is there any way to get this working? I thought of replacing NOREG -> OUTREG in the json with sed, but that would cause simulation mismatch I'd need some matching ifdefs to in the code to keep simulation and synthesis
<Hammdist> in sync. any better idea?
<Hammdist> ah I got it. I was missing -no-rw-check. the plugin author did mention it in the readme, but I didn't realize that's what the LUTs were actually for.
<Hammdist> if I understood correctly what this does, I should consider adding -no-rw-check to all my designs now, as I never rely on write-through feature of brams
emeb_mac has joined ##openfpga
Wolfvak has quit [Quit: ZNC -]
Wolfvak has joined ##openfpga
schaeg has quit [Remote host closed the connection]
schaeg has joined ##openfpga
Flea86 has quit [Quit: Leaving]
schaeg_ has joined ##openfpga
schaeg has quit [Ping timeout: 245 seconds]
schaeg_ has quit [Ping timeout: 246 seconds]