<singham>
lofty: Beautiful, beautiful! Thank you so much!
<singham>
Bow down to you
<lofty>
I still strongly urge you not to try to directly write an ASC from this
<lofty>
I could probably write your FSM faster than you could write the necessary infrastructure needed to do this manually
<singham>
How?
<singham>
:D
<lofty>
because the tooling already knows all of this, and is designed to make your life as easy as possible
<singham>
I don't think so.
<lofty>
you were asking how to make a logic cell emit a 1
<lofty>
if you have to ask that, you probably don't presently possess the knowledge required to encode your logic in the hardware
singham has quit [Read error: Connection reset by peer]
singham has joined #yosys
<singham>
Well, I'm an IITian and IIT students cover quite some ground in mere days
<singham>
Don't worry about that. All tools will be made as simple as possibly can and will be omitted altogether to help the user!
<lofty>
this is a recipe for burnout, I think.
<singham>
I mean I'd update and contribute if need be
<singham>
By default, it is not a state of burnout
<singham>
By default, our IITian's state of mind is energetic and independent
<lofty>
I think you completely misunderstood me there
<lofty>
I work for YosysHQ. I work on Yosys and nextpnr and the open tooling in general.
<lofty>
so, I would like to say I have a reasonably informed opinion on this topic.
<singham>
The only issue I find is help is scarce even amongst people who should align. See, we both want to improve coding FPGAs and so you helped me but normally, I don't find such co-operation
<singham>
Thanks again man!
<lofty>
don't get me wrong, I think Verilog is bad
<lofty>
but manually playing "connect the dots" on an FPGA will not scale for anything more than trivial tasks
<lofty>
people just do not have time for it
<lofty>
even if they did, nextpnr already supports that!
<singham>
Yeah, I too feel so many transistors aren't needed.
<singham>
I just have to implement a few instructions happening again and again like a processor
<lethalbit>
yeah, using a pnr tool is the best way, doing it manually is an exercise in madness and tbh likely a huge waste of time
<lethalbit>
trust lofty here, they know what they're talking about
<singham>
But when things don't work, it's even worse to find the issue in the code
<singham>
I mean verilog code
<lofty>
that's what simulators are for
<lethalbit>
^^
<singham>
Simulator and synthesis are different
<lethalbit>
Also you could use something else, like VHDL, or Chisle, et. al.
<singham>
With Synthesis, so many features are not even present
<lofty>
they are different, yes, but if your design simulates correctly it should synthesis correctly
<jix>
singham: there's post-synth simulation for that
<lofty>
or you could use a language which does not have such a difference in features between simulation and synthesis, like Amaranth or such
<lethalbit>
hi jix! it's been a while, hope you're doing well :3
<lofty>
o/ jix
singham has quit [Remote host closed the connection]
singham has joined #yosys
<singham>
I thank you all
* singham
ought to leave
singham has quit [Remote host closed the connection]
<jix>
lethalbit: hi! sry went afk right after my last msg (and will again shortly)... can't complain overall ... your collab stream with lina the other day looks really cool from the short peek I had so far, meaning to watch it fully when I can finde the time, looks like it's at the right level and pace for me if I want to finally figure out magic and related stuff
<lethalbit>
it's all good~
<lethalbit>
It's some really basic intro stuff, I wasn't able to go into a lot of details for questions that Lina asked as it got to the edge of my knowledge but I hope it's helpful enough for people just getting into it
<lethalbit>
I was also pretty sleepy during it so that doesn't help, but *shrug*
<jix>
well on the asic side I don't even know the basic stuff, I know some basic things in theory but never got around to use any of the tooling
<lethalbit>
Yeah,
<lethalbit>
the main issue imo is the tooling atm, OpenLANE is good, but for the manual cell layout magic is a mess and kinda janky and klayout is just not as capable so it's not a good replacment
<lethalbit>
so i'm poking on writing my own VLSI Layout tool that takes a bit after KiCads pcbnew so hopefully it'll be more useable :v
<lethalbit>
anywho, i've gotta crash, have a good one!
<jix>
the thing I saw so far was part of you showing how to actually use magic and the one time I wanted to do that in the past I didn't have the patience to figure that out
<lethalbit>
fair, magic is pretty hard to divine how to use
<lethalbit>
and even when you know how to use it, it's kinda moody
schaeg has joined #yosys
schaeg has quit [Ping timeout: 255 seconds]
schaeg has joined #yosys
singham has joined #yosys
<singham>
Folks
singham has quit [Ping timeout: 255 seconds]
unkraut has quit [Remote host closed the connection]