bjorkintosh has quit [Remote host closed the connection]
bjorkintosh has joined #yosys
bjorkintosh has quit [Changing host]
bjorkintosh has joined #yosys
tokamak has quit [Quit: ZNC 1.8.2+deb2build5 - https://znc.in]
tokamak has joined #yosys
citypw has joined #yosys
bl0x has joined #yosys
bl0x_ has quit [Ping timeout: 240 seconds]
citypw has quit [Ping timeout: 255 seconds]
srk has quit [Remote host closed the connection]
srk has joined #yosys
lexano has quit [Ping timeout: 256 seconds]
FabM has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
lexano has joined #yosys
krispaul has joined #yosys
kristianpaul has quit [Ping timeout: 240 seconds]
so-offishul has joined #yosys
singham has joined #yosys
<singham>
Standard cells, shouldn't they differ from foundry to foundry?
<singham>
Say there's skywater pdk which creates library for skywater foundry for the specific conditions it has.
so-offish has quit [Ping timeout: 250 seconds]
<singham>
If I go for fabricating an IC with AllWinner, for the same, say 130nm, it's cell dimensions, of length and breadth of transistors, etc. would be different right?
<singham>
My question is AND gate at AllWinner foundry and AND gate at Intel Foundry should have different characteristics right, for same dimensions.
<singham>
So my argument is shouldn't libraries should be different for all semiconductor foundries of the world?
<tnt>
They are different ?
<tnt>
Like each foundry provides their standard cell libs.
krispaul has quit [Quit: WeeChat 2.3]
<singham>
Yes
kristianpaul has joined #yosys
<tnt>
(often several of them actually ... depending if you want low power / high speed / ... )
<singham>
So say, I design an AND gate for skywater foundry, say it has 20nm width and 40nm high, with the right proportions for n doped, oxide, p doped all that
<singham>
If I move that as it is to Intel foundry, won't my design falter?
<tnt>
Depends on each process ... some are actually "kinda" compatible. Like for instance ECP5 was moved from one process to another. Athough done by different foundries those were compatible.
<tnt>
(they did bunch of re-validation etc ... you can read about it in some pdf that I can't recall exactly how to find, but it's out there)
<singham>
tnt: What do you do? Your work?
<tnt>
I'm a FPGA designer. I don't do asic for work, this is just "basic" knowledge from dabbing into sky130 / gf180.
<singham>
Wow! Cool, man!
<singham>
I heard a nice joke by Clive on FPGAs
<singham>
FPGA designers have so much complexity in routing and connections, that they throw in CLBs as a bonus!
<tnt>
Ok, to be clear, what I meant is I do designs running on FPGA, I don't design the FPGA themselves. ( i.e. see the next sentence where I say "I don't do asic for work" ).
<singham>
Aah ok :)
<singham>
Nice.
<singham>
Last 2 days I learnt quite a lot on physical design of FPGAs
<singham>
Gowin semiconductor boards are quite powerful!
<singham>
I saw lately, 20k LUTs.
<singham>
I'm waiting for their SRAM ones to be supported by yosys nextpnr
singham has left #yosys [#yosys]
so-offish1 has joined #yosys
so-offishul has quit [Ping timeout: 260 seconds]
so-offish1 has quit [Ping timeout: 248 seconds]
FabM has quit [Quit: Leaving]
so-offish has joined #yosys
<so-offish>
Whats up everyoen
nak has joined #yosys
gdd has quit [Ping timeout: 255 seconds]
DiffieHellman has quit [Ping timeout: 255 seconds]