cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #yosys
<tnt>
[Matt]: Mmm, 2 is definitely genclk on up5k and also according to the simulation model.
Kamilion|ZNC has joined #yosys
acathla has quit [*.net *.split]
Kamilion has quit [*.net *.split]
gruetzkopf has quit [*.net *.split]
Kamilion|ZNC is now known as Kamilion
gruetzkopf has joined #yosys
acathla has joined #yosys
kraiskil has joined #yosys
kraiskil has quit [Ping timeout: 240 seconds]
kbeckmann1 is now known as kbeckmann
kbeckmann has quit [Quit: WeeChat 3.4.1]
kbeckmann has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
<[Matt]>
tnt: I get Fout/4 when I use 10, Fout/1 using 00 :) (My thinking was that 10 is selecting the shiftreg divider output instead; setting bit 21 should've had no effect but further divided the clock (would need to recreate to verify whether it's /7)
<[Matt]>
tnt: IIUC shiftreg config shouldn't have no effect when using GENCLK? (A clue that 10 != GENCLK on this part :/ )
<tnt>
Yes, but I find that suspitious because that would mean both that (1) they changed that part for the up5k and (2) their sim model doesn't match silicon. And that's rather unexpected, so I'd like a second confirmation to make sure that's the case.
<[Matt]>
For sure, something def. suspicious. I couldn't find any OSHW examples of its use, I'm happy to grab/test/report a known-working example...
<[Matt]>
Just providing my observations that plloutXSel=10 gives f/4 and =00 gives f/1! :)