ChanServ changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
acharles has joined #yosys
Klotz has quit [Quit: Klotz]
nelgau has joined #yosys
ec has quit [Quit: ec]
ec has joined #yosys
muuo has joined #yosys
<muuo> Hello everyone! So I'm probably in over my head here, but as a first project, I'm trying to drive an led panel with the icebreaker bitsy. I've been struggling along with it and finally figured out how to setup a testbench and simulate the design with iverilog and visualize the waveforms with GTKWave. I've gotten to the point where the waveforms in GTKWave match my expectations, but the actual waveforms I see from the device (On an oscilloscope) diff
eigenform has quit [Remote host closed the connection]
<muuo> Some of the waveforms (clocking signals) match the simulated ones, but others are completely flat.
eigenform has joined #yosys
ec has quit [Ping timeout: 240 seconds]
ec has joined #yosys
<Xark> muuo: Maybe output a test signal, or swap some signal pins as a sanity check (of GPIO and probing)?
<muuo> Thanks Xark! I think I've tried that. It seems like the issue is with the registers. Assigning them to different pins doesn't work; but assigning working registers to those pins works.
<muuo> So it seems like there's a logic error that only manifests on the device, and not in iVerilog?
<Xark> Does your design meeting timing constraints? You might also try "verilator" with --lint_only if you haven't (finds picky "warnings").
FabM has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
<muuo> Hmm, thanks Xark! Haven't tried that yet.
<muuo> I'll give it a go.
muuo has quit [Changing host]
muuo has joined #yosys
FabM has quit [Remote host closed the connection]
FabM has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
<tnt> muuo: is your code posted somewhere ?
<muuo> tnt: No, not yet. I'll try and put it up somewhere later this week if it keeps giving me trouble.
tmiw has quit [Remote host closed the connection]
cr1901 has quit [Read error: Connection reset by peer]
tmiw has joined #yosys
cr1901 has joined #yosys
jryans has quit [Quit: You have been kicked for being idle]
Klotz has joined #yosys
FabM has quit [Ping timeout: 240 seconds]
bl0x has joined #yosys
X-Scale` has joined #yosys
X-Scale has quit [Ping timeout: 272 seconds]
X-Scale` is now known as X-Scale
ec has quit [Quit: ec]
ec has joined #yosys
ec has quit [Client Quit]
ec has joined #yosys
<hexcoherand> Hi everyone. Among (too) many other projects, I've been trying to build something like "Cheat Engine" for debugging robot toys. I have a prototype with some commercial hardware, but this now has me wondering and worried about pipeline latency with an awkward embedded USB controller.
<hexcoherand> Does anyone here know of a compact FPGA eval kit with a working CAN transciever, camera, and ideally cell radio?
<hexcoherand> Here's a lazy preview of what I had with a "comma two": http://cannoli.monster/shanty.gif
<hexcoherand> I've been exploring logic programming for work projects and this toy also really got me wondering about GTKWave performance. I got frustrated that I could shuffle video frames and values around so quickly but I can't in GTKWave. So I've started building something with the same ideas and base project for viewing .fst files.
<hexcoherand> A mixed signal team at work is already exploring SkyWater 90nm with existing PDKs and they're starting to need a lot of extra custom engineering with a local fab. I'd really like them to build as much as possible on OpenLANE but I really need help enlightning them.
ec has quit [Quit: ec]
ec has joined #yosys