<thezoq2>
I'm running it on some code which looks like
<tpb>
Title: system verilog - Indexing vectors and arrays with +: - Stack Overflow (at stackoverflow.com)
<thezoq2>
```
<thezoq2>
always @(posedge clk) begin
<thezoq2>
array[widx * 32 +: 32] = new_val;
<thezoq2>
out = array[ridx * 32+:32];
<thezoq2>
end
<thezoq2>
```
<thezoq2>
But it's not inferring it as block ram. Changing `array` to be a unopacked array works, but as I'm writing a compiler, it would be much more convenient for me to only work with packed arrays.
<gatecat>
no, as far as I know the way the Yosys verilog frontend is written means that you have to use unpacked arrays if you want memory to be inferred
<thezoq2>
Alright, thanks!
cr1901_ has quit [Remote host closed the connection]
cr1901_ has joined #yosys
cr1901_ is now known as cr1901
vancz has quit [Quit: vancz]
vancz has joined #yosys
vancz has quit [Quit: vancz]
vancz has joined #yosys
Klotz has quit [Quit: Klotz]
thezoq2 has quit [Quit: Client closed]
gmc_ has joined #yosys
nak has joined #yosys
kraiskil has joined #yosys
nak has quit [Ping timeout: 272 seconds]
kraiskil has quit [Remote host closed the connection]