sorear changed the topic of #riscv to: RISC-V instruction set architecture | https://riscv.org | Logs: https://libera.irclog.whitequark.org/riscv
heat_ has quit [Remote host closed the connection]
heat_ has joined #riscv
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #riscv
rory_be_ has quit [Server closed connection]
rory_be has joined #riscv
Tenkawa has quit [Quit: Was I really ever here?]
leah2 has quit [Server closed connection]
leah2 has joined #riscv
jacklsw has joined #riscv
Sofia has quit [Server closed connection]
Sofia has joined #riscv
Nokurn has joined #riscv
pbsds has quit [Quit: The Lounge - https://thelounge.chat]
pbsds has joined #riscv
heat_ has quit [Remote host closed the connection]
heat_ has joined #riscv
zkrx has quit [Server closed connection]
zkrx has joined #riscv
heat__ has joined #riscv
jrtc27 has quit [Server closed connection]
heat_ has quit [Read error: Connection reset by peer]
jrtc27 has joined #riscv
MaxGanzII_ has joined #riscv
BootLayer has joined #riscv
heat__ has quit [Remote host closed the connection]
heat__ has joined #riscv
Bigcheese has quit [Server closed connection]
Bigcheese has joined #riscv
dh` has quit [Ping timeout: 240 seconds]
tjaden has quit [Quit: leaving]
tjaden has joined #riscv
Guest36 has joined #riscv
JanC has quit [Ping timeout: 240 seconds]
JanC has joined #riscv
Guest36 has quit [Quit: Client closed]
Nokurn has quit [Ping timeout: 250 seconds]
ldevulder has joined #riscv
heat has joined #riscv
heat__ has quit [Ping timeout: 246 seconds]
danilogondolfo has joined #riscv
Wickram has joined #riscv
aburgess has joined #riscv
aburgess_ has quit [Ping timeout: 240 seconds]
dh` has joined #riscv
pecastro has joined #riscv
prabhakarlad has joined #riscv
motherfsck has quit [Ping timeout: 240 seconds]
motherfsck has joined #riscv
jacklsw has quit [Quit: Back to the real world]
ldevulder has quit [Quit: Leaving]
motherfsck has quit [Ping timeout: 246 seconds]
ldevulder has joined #riscv
prabhakarlad has quit [Quit: Client closed]
tetrakist has joined #riscv
JanC has quit [Ping timeout: 240 seconds]
Armand has joined #riscv
JanC has joined #riscv
elastic_dog has quit [Ping timeout: 240 seconds]
ldevulder has quit [Quit: Leaving]
ldevulder has joined #riscv
JanC has quit [Ping timeout: 246 seconds]
Wickram has quit [Quit: WeeChat 3.8]
elastic_dog has joined #riscv
motherfsck has joined #riscv
motherfsck has quit [Ping timeout: 246 seconds]
JanC has joined #riscv
motherfsck has joined #riscv
prabhakarlad has joined #riscv
aerkiaga has joined #riscv
BootLayer has quit [Quit: Leaving]
JanC has quit [Ping timeout: 240 seconds]
KombuchaKip has quit [Ping timeout: 265 seconds]
JanC has joined #riscv
<Larhzu> palmer: My first feedback to Zicfisslp went smoothly on GitHub. :-) Thanks again for the encouragement!
<Larhzu> Now I wonder, will toolchain developers be unhappy if there was a recommendation that all 32-bit instructions that match (inst & 0x0FFF0000) == 0x00170000 should be 4-byte aligned? It's about avoiding accidental landing pads (like endbr64 on x86-64).
<Larhzu> It matches e.g. "sltiu a4,a4,1" where a compiler can see it and emit ".align 2" but also jal, lui, auipc, or addi/lb/lbu paired with auipc can match. So some of the fixing would need to be done by a linker unless all such instructions would be unconditionally 4-byte aligned.
hanabi has joined #riscv
hanabi has quit [Client Quit]
aerkiaga has quit [Remote host closed the connection]
Tenkawa has joined #riscv
BootLayer has joined #riscv
Tenkawa has quit [Quit: Was I really ever here?]
ZipCPU has joined #riscv
prabhakarlad has quit [Quit: Client closed]
haritz has quit [Quit: ZNC 1.8.2+deb2 - https://znc.in]
haritz has joined #riscv
haritz has quit [Changing host]
haritz has joined #riscv
prabhakarlad has joined #riscv
MaxGanzII_ has quit [Ping timeout: 240 seconds]
prabhakarlad has quit [Quit: Client closed]
<palmer> Larhzu: Intel was very clever when doing the CFI stuff, I don't think we will be
tetrakist has quit [Quit: Leaving]
<Larhzu> palmer: Intel was clever, yes. And compilers can avoid accidental endbr64 in immediates, that's clever too.
<Larhzu> palmer: As long as only 16-bit and 32-bit instructions are present, it's possible to construct landing pads in RISC-V so that accidental landing pads are impossible.
<Larhzu> One can even have a few bits for landing pad label.
<Larhzu> Thus my question, how annoying the current draft with the requirement to align certain instructions is.
<Larhzu> from toolchain point of view
JanC_ has joined #riscv
JanC has quit [Killed (erbium.libera.chat (Nickname regained by services))]
JanC_ is now known as JanC
JanC_ has joined #riscv
JanC is now known as Guest9027
JanC_ is now known as JanC
Guest9027 has quit [Read error: Connection reset by peer]
heat has quit [Remote host closed the connection]
heat has joined #riscv
MaxGanzII_ has joined #riscv
Tenkawa has joined #riscv
jacklsw has joined #riscv
ldevulder has quit [Quit: Leaving]
wingsorc has quit [Remote host closed the connection]
aburgess has quit [Ping timeout: 245 seconds]
wingsorc has joined #riscv
charmitro has joined #riscv
Finde_ has joined #riscv
Finde has quit [Read error: Connection reset by peer]
wingsorc__ has joined #riscv
prabhakar has quit [Quit: Connection closed]
wingsorc has quit [Ping timeout: 246 seconds]
prabhakar has joined #riscv
prabhakarlad has joined #riscv
wingsorc__ has quit [Read error: Connection reset by peer]
vagrantc has joined #riscv
<palmer> there's going to be a bunch of issues with CFI from the SW side, we haven't even scratched the surface yet
jmdaemon has joined #riscv
Finde has joined #riscv
Finde_ has quit [Read error: Connection reset by peer]
<courmisch> this looks like it'll break the ABI. Arm specifically has a PTE bit to mark which code actually implements landing pads
<courmisch> otherwise, caboom if you load an "old" shared object into the process
<courmisch> or is the plan to flag each ELF (like Arm also does) and turn CFI off as soon as one incompatible object is loadee?
<courmisch> loaded*
<muurkha> that's an excellent question
Finde has quit [Read error: Connection reset by peer]
Finde_ has joined #riscv
<courmisch> and in the later case, it will still break JITs
<courmisch> I guess there is a desire to get this working w/o MMU in which case the Arm strat is unusable
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #riscv
Armand has quit [Quit: Leaving]
danilogondolfo has quit [Remote host closed the connection]
cousteau has joined #riscv
Armand has joined #riscv
jacklsw has quit [Quit: Back to the real life]
aburgess has joined #riscv
KombuchaKip has joined #riscv
<palmer> ya, CFI is going to break the ABI
aburgess has quit [Ping timeout: 246 seconds]
MaxGanzII_ has quit [Remote host closed the connection]
MaxGanzII_ has joined #riscv
JanC has quit [Read error: Connection reset by peer]
JanC has joined #riscv
JanC has quit [Remote host closed the connection]
JanC has joined #riscv
duckworld has quit [*.net *.split]
duckworld has joined #riscv
JanC has quit [Excess Flood]
JanC has joined #riscv
jmdaemon has quit [Ping timeout: 250 seconds]
jmdaemon has joined #riscv
jmdaemon has quit [Ping timeout: 246 seconds]
heat has quit [Remote host closed the connection]
heat has joined #riscv
MaxGanzII__ has joined #riscv
MaxGanzII__ has quit [Remote host closed the connection]
MaxGanzII_ has quit [Ping timeout: 240 seconds]
<Larhzu> courmisch: The idea seems to be to turn CFI off for the whole process if one library lacks the flag (or fail to load the lib). No per-page bits.
heat_ has joined #riscv
___nick___ has joined #riscv
___nick___ has quit [Client Quit]
heat has quit [Ping timeout: 246 seconds]
MaxGanzII__ has joined #riscv
aburgess has joined #riscv
___nick___ has joined #riscv
heat has joined #riscv
prabhakarlad has quit [Quit: Client closed]
heat_ has quit [Ping timeout: 246 seconds]
aerkiaga has joined #riscv
___nick___ has quit [Ping timeout: 246 seconds]
BootLayer has quit [Quit: Leaving]
charmitro has quit [Ping timeout: 245 seconds]
charmitro has joined #riscv
foton has quit [Quit: %Bye, bye, ...%]
foton has joined #riscv
<muurkha> Larhzu: per-page bits is an interesting idea; like, a page could be executable, or executable but only jumpable to landing pad instructions?
<muurkha> instead of just per-mode
<muurkha> that seems like it could preserve ABI compatibility
<Larhzu> muurkha: If I remember correctly, ARM64 does that.
<Larhzu> Note *if*
<conchuod> What is the point of an ABI if you don't break it? :)
<muurkha> heh, well, I sure don't
<muurkha> conchuod: users
<Larhzu> Landing pads can be RVI HINTs so in theory one can always use them when compiling.
<conchuod> Nah, users don't matter. What matters is is edicts from RVI.
<Larhzu> endbr64 on x86 is such backward compatible no-op too.
<muurkha> it is
ema has quit [Quit: reboot]
ema has joined #riscv
charmitro has quit [Ping timeout: 246 seconds]
charmitro has joined #riscv
EchelonX has joined #riscv
charmitro has quit [Ping timeout: 245 seconds]
charmitro has joined #riscv
Tenkawa has quit [Quit: Was I really ever here?]
cousteau has quit [Quit: ♫ I can't forget the day I shot that network down ♫]
prabhakarlad has joined #riscv
MaxGanzII__ has quit [Ping timeout: 240 seconds]
KombuchaKip has quit [Quit: Leaving.]
jmdaemon has joined #riscv
pecastro has quit [Ping timeout: 245 seconds]
charmitro has quit [Ping timeout: 246 seconds]
vagrantc has quit [Quit: leaving]