<MoeIcenowy>
because it's just the DRAM used is not the same with the DRAM specified
<MoeIcenowy>
which could easily happen in SODIMM cases
joseng has joined #litex
<joseng>
litex
<joseng>
ups :D
zjason``` is now known as zjason
peeps[zen] has joined #litex
peepsalot has quit [Ping timeout: 264 seconds]
GNUmoon has quit [Remote host closed the connection]
GNUmoon has joined #litex
<_florent_>
MoeIcenowy: Ah OK I see. Antmicro has been working on this, this will probably be integrated in the near future. This changes some timings parameters from static (determined at build time) to dynamic to allow reconfiguring them after reading the SPD EEPROM.
<cr1901>
Does this mean no need to specify the DRAM IC you have anymore?
<cr1901>
Or "specify a vendor and a 'similar' DRAM, and litedram will read the EEPROM and attempt to accommodate slightly different DRAMs"?
josuah has joined #litex
<_florent_>
cr1901: This will be an option since will also use more logic resources. Ex for an FPGA board with soldered DRAMs, it does not make sense to enable it. But for boards with DIMM connectors, it can make sense if you are going to changes mounted DRAMs DIMMs.