whitequark[cis] changed the topic of #glasgow to: https://glasgow-embedded.org · digital interface explorer · https://www.crowdsupply.com/1bitsquared/glasgow · code https://github.com/GlasgowEmbedded/glasgow · logs https://libera.irclog.whitequark.org/glasgow · matrix #glasgow-interface-explorer:matrix.org · discord https://1bitsquared.com/pages/chat
GNUmoon2 has quit [Remote host closed the connection]
GNUmoon has joined #glasgow
redstarcomrade has quit [Read error: Connection reset by peer]
redstarcomrade has joined #glasgow
redstarcomrade has quit [Read error: Connection reset by peer]
getorix[m] has joined #glasgow
<getorix[m]> <josHua[m]> "(I originally did this with a..." <- Challenge accepted 😂
<getorix[m]> Sorry this is the best my scope can get 😂
notgull has joined #glasgow
notgull has quit [Ping timeout: 240 seconds]
galibert[m] has quit [Quit: Idle timeout reached: 172800s]
fridtjof[m] has quit [Quit: Idle timeout reached: 172800s]
tec has quit [Quit: bye!]
tec has joined #glasgow
Lord_Nightmare has quit [Quit: ZNC - http://znc.in]
Lord_Nightmare has joined #glasgow
jess has joined #glasgow
gsuberland has quit [Remote host closed the connection]
gsuberland has joined #glasgow
<whitequark[cis]> Attie:
<whitequark[cis]> this is your comment, right?
<whitequark[cis]> I think the list of characters `01389<?\`acgpqsxy|` isn't accurate
<whitequark[cis]> s/`/<code>/, s/<?\`/<?`/, s/|`/|</code>/
<whitequark[cis]> s/`//, s/<?\`/\<?\`/, s/|`/|/
* whitequark[cis] curses Matrix
<whitequark[cis]> for example, yes, 0 doesn't itself have a single bit-time
Guest12 has joined #glasgow
<whitequark[cis]> but you're forgetting about the start bit
<Attie[m]> hello
<Attie[m]> i think that was me, yes...
Guest12 is now known as moreno
<whitequark[cis]> I think I'm going to remove it since it's inaccurate
<Attie[m]> 0 is 0x30, which is 000110000 (start+data), right?
<whitequark[cis]> er, stop bit
<whitequark[cis]> 0_00110000_1 0_00110000_1 0_00110000_1
<Attie[m]> oh, assuming they are back-to-back, then yeah, you get a single bit
<whitequark[cis]> I mean that's what the comment says
<Attie[m]> I tend to consider UART quite "porous"
<Attie[m]> but sure, happy for it to be removed
<whitequark[cis]> what is "porous"?
<Attie[m]> "having minute spaces or holes through which liquid or air may pass"
<Attie[m]> i.e: gaps between frames
<Attie[m]> recieving two 0 characters at the application level doesn't guarantee you just saw a single bit-time on the wire
<Attie[m]> but as above - happy for it to be removed, clarified, etc...
redstarcomrade has joined #glasgow
redstarcomrade has quit [Changing host]
redstarcomrade has joined #glasgow
redstarcomrade has quit [Read error: Connection reset by peer]
<_whitenotifier-9> [glasgow] whitequark synchronize pull request #586: [WIP] An applet for controlling a quad-SPI (QSPI/QPI) bus - https://github.com/GlasgowEmbedded/glasgow/pull/586
moreno has quit [Quit: Client closed]
<gruetzkopf> hm, i'm running many uarts with absolutely minimal interframe gap (exactly one start and stop bit)
<whitequark[cis]> yeah
<whitequark[cis]> any UART with a FIFO will result in long sentences with no IPG
<whitequark[cis]> s/sentences/sequences/
Wanda[cis] has quit [Quit: Idle timeout reached: 172800s]
redstarcomrade has joined #glasgow
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #glasgow
whitequark[m] has quit [Quit: Idle timeout reached: 172800s]