whitequark[cis] changed the topic of #amaranth-lang to: Amaranth hardware definition language · weekly meetings: Amaranth each Mon 1700 UTC, Amaranth SoC each Fri 1700 UTC · play https://amaranth-lang.org/play/ · code https://github.com/amaranth-lang · logs https://libera.irclog.whitequark.org/amaranth-lang · Matrix #amaranth-lang:matrix.org
lf has quit [Ping timeout: 260 seconds]
lf has joined #amaranth-lang
Degi has quit [Ping timeout: 268 seconds]
Degi has joined #amaranth-lang
Hoernchen has quit [Ping timeout: 252 seconds]
Hoernchen has joined #amaranth-lang
<cr1901> I don't think this is great, but I really _really_ wanted to get this out of my system and try it... I made a wrapper over boneless' assembler to automatically handle making an FSM: https://github.com/cr1901/rc-adc/blob/fsm-dsl/src/rc_adc/daq/driver.py#L145-L214
Chips4MakersakaS has joined #amaranth-lang
<Chips4MakersakaS> <whitequark[cis]> "and it could be prototyped..." <- I had to subclass the XilinxPlatform class to be sure the PS clock pin gets the right annotations in the output files for Vivado to be able to do it's thing.
frgo has joined #amaranth-lang
<whitequark[cis]> yep, I'd expect something like that would be needed
<whitequark[cis]> also, I think resource assignment gets kind of weird with PS
sorear has quit [Ping timeout: 252 seconds]
sorear has joined #amaranth-lang
<Chips4MakersakaS> My idea was that the class would define resources like the memory interface etc. and you could `request` them as other resources defined in amaranth-soc in your code. The class would then take care of instantiating the PS. I only have defined the PS clk pin for now and nothing else yet...
<Chips4MakersakaS> And I will be focusing on other things for the moment.
<Chips4MakersakaS> s/soc/boards/
<whitequark[cis]> yeah that would be my idea too, for when it's integrated upstream
<whitequark[cis]> unfortunately i haven't really used SoC FPGAs much
<galibert[m]> You need a de10-nano?
galibert[m] has joined #amaranth-lang
<whitequark[cis]> i need more free time when i'm not in pain
<whitequark[cis]> i have enough boards
<Chips4MakersakaS> <eigenform[m]> "on the topic of zynq parts..." <- eigenform: Do you plan to use Amaranth with Zynq in near future ?
<tpw_rules> i still need to upstream my de10 nano stuff
<tpw_rules> (and migrate to streams) but i think it's not a bad pattern and would at least like to bring it to the discussion table. there's some weird junk with internal logic i remember not being sure how to solve nicely
<tpw_rules> but it works very well
<galibert[m]> Catherine: that's... harder to provide, sadly
<eigenform[m]> not for anything practical, but i do have one of those digilent zybo boards
<eigenform[m]> i'll probably try to play around with it sometime soon
frgo_ has joined #amaranth-lang
frgo has quit [Ping timeout: 252 seconds]
frgo_ has quit [Ping timeout: 252 seconds]
frgo has joined #amaranth-lang
frgo has quit [Read error: Connection reset by peer]
frgo has joined #amaranth-lang
frgo has quit [Read error: Connection reset by peer]
frgo_ has joined #amaranth-lang
frgo_ has quit [Remote host closed the connection]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 244 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 252 seconds]
FFY00 has quit [Ping timeout: 248 seconds]
FFY00 has joined #amaranth-lang
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 244 seconds]
FFY00_ has joined #amaranth-lang
frgo has joined #amaranth-lang
FFY00 has quit [Ping timeout: 260 seconds]
frgo has quit [Ping timeout: 248 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 245 seconds]
FFY00 has joined #amaranth-lang
FFY00_ has quit [Ping timeout: 252 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 252 seconds]
FFY00 has quit [Ping timeout: 245 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 248 seconds]