azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
egg|cell|egg has quit [Ping timeout: 256 seconds]
egg|cell|egg has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 240 seconds]
egg|cell|egg has joined ##openfpga
Hoernchen has quit [Ping timeout: 252 seconds]
Hoernchen has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 272 seconds]
egg|cell|egg has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 272 seconds]
egg|cell|egg has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 272 seconds]
Degi_ is now known as Degi
egg|cell|egg has quit [Ping timeout: 272 seconds]
emeb_mac has quit [Quit: Leaving.]
egg|cell|egg has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 240 seconds]
egg|cell|egg has joined ##openfpga
tokomak has joined ##openfpga
specing_ has joined ##openfpga
specing has quit [Killed (NickServ (GHOST command used by specing_))]
specing_ is now known as specing
lambda has quit [Quit: WeeChat 3.4]
lambda has joined ##openfpga
tokomak has quit [Ping timeout: 240 seconds]
<Peanut> agg: there's very few counters with a 20ps single shot - are you using a SR620?
<agg> Peanut: keysight 53230A, though I don't think it's really the right tool for measuring pll jitter
<Peanut> That was going to be my second guess - I had the 53230 in my lab at work about 5 years ago, but we sent it back to KS because the firmware was not usable for long-term measurements of PPS signals.
<agg> It has some annoying quirks
<agg> I wish the timestamping was a little better too
<agg> What problems did you have measuring PPS, if you can remember?
<Peanut> Yes, firmware crashes after recording time interval values for a while. And no ability for it to simply dump the interval on every measurement.
<Peanut> This was in 2015, and the message I would get after 1375 seconds was "+322 Measurement Overflow Occured".
<agg> I think I got mine to timestamp each edge continuously while being able to drain the measurement buffer separately but probably slightly different enough to hit different problems
<agg> Wish the manual had a bit more detail too
<agg> Still it's a fun instrument for a lot of things where a scope is a bit too slow or fiddly
<agg> I got it cheap used, not sure it would be worth the sticker price :p
<agg> Need to get or make a phase noise measurement set really
<Peanut> It's tempting to try and replicate a 3120A, like Andrew Holme (and others) have done. My current work is pretty close, trying to replicate a DDMTD in the ECP5.
emeb_mac has joined ##openfpga
tokomak has joined ##openfpga
specing has quit [Ping timeout: 256 seconds]
specing has joined ##openfpga
cr1901_ has joined ##openfpga
cr1901 has quit [Ping timeout: 240 seconds]