Raito_Bezarius has quit [Ping timeout: 268 seconds]
Raito_Bezarius has joined #yosys
Raito_Bezarius has quit [Max SendQ exceeded]
Raito_Bezarius has joined #yosys
Raito_Bezarius has quit [Max SendQ exceeded]
citypw has quit [Remote host closed the connection]
Raito_Bezarius has joined #yosys
dys has quit [*.net *.split]
whitequark has quit [*.net *.split]
jevinskie[m] has quit [*.net *.split]
lkcl has quit [*.net *.split]
rektide has quit [*.net *.split]
tlwoerner has quit [*.net *.split]
esden has quit [*.net *.split]
tnt has quit [*.net *.split]
stephe has quit [*.net *.split]
tlwoerner has joined #yosys
stephe has joined #yosys
esden has joined #yosys
lkcl has joined #yosys
whitequark has joined #yosys
rektide has joined #yosys
tnt has joined #yosys
jevinskie[m] has joined #yosys
peepsalot has quit [Quit: Connection reset by peep]
peepsalot has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
FabM has joined #yosys
dys has joined #yosys
indy has quit [Ping timeout: 264 seconds]
indy has joined #yosys
Guest82 has joined #yosys
<Guest82>
Hello
<gatecat>
nya~!
<Guest82>
I am working with yosys synthesizer, I want to run systhesis on xilinx hardware
<gatecat>
mm, what's the problem exactly?
<Guest82>
I have a model which runs on Colognechip fpga using yosys synthesizer, now I want to run the same model on Xilinx fpga for example Alveo board using Yosys
<gatecat>
are you still planning on vivado for place and route?
<Guest82>
no Actually I have prebuild binaries for cologne chip for place and route tool. I want to use that
<gatecat>
for xilinx??
<Guest82>
for colognechip
<gatecat>
right, that's fine
<gatecat>
but what do you want to use for place and route for xilinx
<Guest82>
I actualy have complete toolchain working with cologne chip fpga , there they are using Yosys, P and R tool and OpenFPGALoader for generating bit stream.
<Guest82>
so now I want to integrate the xilinx fpga in this toolchain
<gatecat>
that's fine, but as well as synthesis you will need something to do xilinx place and route
<Guest82>
yes understand
<gatecat>
that could be vivado, the experimental and currently abandoned nextpnr, or the experimental f4pga stuff. of those only vivado will be able to target an alveo scale ultrascale+ board
<gatecat>
*nextpnr xilinx port
<gatecat>
(to clarify nextpnr itself is still well maintained and stable for other arches such as ice40/ecp5 it's just the xilinx stuff that isn't)
<Guest82>
ok can xcu i04 or 106 board, or kria boards has those targets to run pnr
<gatecat>
nope
<gatecat>
unless you want to use vivado
<Guest82>
I want to omit using vivado
<gatecat>
thus far all the open source stuff that's even vaguely usable (i.e. either of those projects) has been primarily targeting artix-/zynq-7
<Guest82>
want to move to open source
<Guest82>
ok
<Guest82>
can I be back in 30 min, it is urgent
<Guest82>
will this connection be active
<Guest82>
?
<gatecat>
if you lose your IRC session you can always start again and still check the logs at https://libera.irclog.whitequark.org/yosys/ (link in the channel description too)
<tpb>
Title: #yosys on 2022-10-17 — irc logs at libera.irclog.whitequark.org (at libera.irclog.whitequark.org)
mewt has quit [Read error: Connection reset by peer]