cr1901_ has quit [Read error: Connection reset by peer]
indy_ has joined #yosys
indy has quit [Ping timeout: 268 seconds]
vup has quit [Quit: vup]
vup has joined #yosys
zxrom has quit [Ping timeout: 250 seconds]
zxrom has joined #yosys
zxrom has quit [Remote host closed the connection]
zxrom has joined #yosys
citypw has quit [Remote host closed the connection]
citypw has joined #yosys
citypw has quit [Ping timeout: 258 seconds]
citypw has joined #yosys
cr1901 has joined #yosys
<mithro>
https://twitter.com/antonblanchard/status/1580154261962657792 - Introducing github.com/antonblanchard… - a generator of fast and efficient standard cell adders, multipliers and multiply-adders. Written in Amaranth HDL, formally verified with #Yosys. #Verilator verification too With @OpenROAD_EDA + ASAP7 7nm a 32bit 3 cycle multiplier hits 2.7GHz