03:10
Degi has quit [Ping timeout: 246 seconds]
03:11
Degi has joined #scopehal
04:14
electronic_eel has quit [Ping timeout: 246 seconds]
04:15
electronic_eel has joined #scopehal
07:37
<
_whitenotifier-e >
[scopehal] azonenberg b9989ac - Initial implementation of PCIe gen3/4/5 logical protocol decode. Updates to PCIe data link decode for gen3/4/5 support. Fixes #610.
07:37
<
_whitenotifier-e >
[scopehal-docs] azonenberg 333c3fc - Initial skeleton docs for 128/130 and PCIe gen3/4/5 logical decode
07:37
<
_whitenotifier-e >
[scopehal-apps] azonenberg 050bdee - Updated submodules
07:39
<
azonenberg >
wootwoot
07:40
<
azonenberg >
PCIe gen3 (and probably 4/5, not yet tested) decoding is now working
07:40
<
azonenberg >
There's a few things i still have to tweak, for example i do not currently check the new "frame CRC" or parity headers in the gen3 STP token
09:41
<
GyrosGeier >
I have a gen4 host, but no gen4 cards
09:42
<
GyrosGeier >
it's a TalosII, so POWER9, so PCIe should be implemented correctly and with a lot of things that are uncommon on normal PCs
09:46
<
GyrosGeier >
soon I'll try to play with Address Translation
11:17
bvernoux has joined #scopehal
12:25
bvernoux has quit [Quit: Leaving]
12:41
Bird|otherbox has quit [Remote host closed the connection]
12:42
Bird|otherbox has joined #scopehal
16:34
balrog has quit [Quit: Bye]
16:40
balrog has joined #scopehal
17:24
<
Degi >
Hmh, is Gen 4/5 the same as 3 but just faster?
17:27
<
azonenberg >
Degi: afaik the packet format is basically the same
17:39
bvernoux has joined #scopehal
17:40
bvernoux1 has joined #scopehal
18:43
bvernoux1 has quit [Quit: Leaving]
18:46
mxshift_ has joined #scopehal
18:47
esden_ has joined #scopehal
18:47
mithro_ has joined #scopehal
18:50
Stary_ has joined #scopehal
18:50
mxshift has quit [Ping timeout: 248 seconds]
18:50
mithro has quit [Ping timeout: 248 seconds]
18:50
mikolajw has quit [Ping timeout: 248 seconds]
18:50
Stary has quit [Ping timeout: 248 seconds]
18:50
esden has quit [Ping timeout: 248 seconds]
18:50
mithro_ is now known as mithro
18:50
mxshift_ is now known as mxshift
18:50
esden_ is now known as esden
18:51
mikolajw has joined #scopehal
19:01
<
bvernoux >
Does anyone have seen the presentation/teardown of Tek 2 Series ?
19:01
<
azonenberg >
it's in my watch list
19:01
<
azonenberg >
havent got to it yet
19:01
<
bvernoux >
The only things impressive is the ADC have very high ENOB => 7.5 ENOB at > 1.5Gbps which is very good for a 8bits
19:02
<
bvernoux >
But the ADC price on digikey is just crazy haha
19:02
<
bvernoux >
>800USD and not available of course
19:03
<
bvernoux >
The price seems quite correct anyway and the quality of the product is clearly better than all those cheap Siglent/Rigol scope
19:04
<
bvernoux >
I just imagine the SW option are ridiculously expensive ;)
19:04
<
bvernoux >
like UART decoder for >500USD ;)
19:04
<
bvernoux >
Also record length by default 10Mpts ;)
19:07
<
bvernoux >
Hmm base price for 100MHz BW is 2990Euros...
19:08
<
bvernoux >
So we cannot compare it to Siglent/Rigol ;)
19:08
<
bvernoux >
It is >3 times the price by default without any probes
19:09
<
bvernoux >
with poor extensibility as the ADC is limited to 3GSPS best case ...
19:20
Stary_ is now known as Stary
19:58
<
azonenberg >
AKL-AV1 prototypes shipped
19:58
<
azonenberg >
still waiting on boards
20:01
<
azonenberg >
still waiting on parts*
20:54
<
_whitenotifier-e >
[scopehal] azonenberg 89ec5fa - FFTFilter: fix float/double type mismatch in OpenCL Hann window. Fixes #627.
21:08
<
_whitenotifier-e >
[scopehal] azonenberg a292e83 - Oscilloscope: persist channel inversion in scopesessions. Fixes #626.