#nmigen on 2021-11-06 — irc logs at libera.irclog.whitequark.org

2021-05-19 21:39 whitequark changed the topic of #nmigen to: nMigen hardware description language · code https://github.com/nmigen · logs https://libera.irclog.whitequark.org/nmigen

00:19 <_whitenotifier-1> [YoWASP/nextpnr] whitequark pushed 1 commit to develop [+0/-0/±1] https://git.io/JPhJi

00:19 <_whitenotifier-1> [YoWASP/nextpnr] whitequark 9d75a80 - Update dependencies.

00:22 lf has quit [Ping timeout: 260 seconds]

00:23 lf has joined #nmigen

00:54 <_whitenotifier-1> [YoWASP/yosys] whitequark pushed 1 commit to develop [+0/-0/±1] https://git.io/JPhIH

00:54 <_whitenotifier-1> [YoWASP/yosys] whitequark 4511cd1 - Update dependencies.

03:03 Degi_ has joined #nmigen

03:03 Degi has quit [Ping timeout: 260 seconds]

03:03 Degi_ is now known as Degi

05:19 tucanae47_ has quit [Ping timeout: 260 seconds]

05:19 key2 has quit [Ping timeout: 245 seconds]

05:20 Qyriad has quit [Ping timeout: 260 seconds]

05:20 guan has quit [Ping timeout: 264 seconds]

05:20 yuriks has quit [Ping timeout: 260 seconds]

05:20 mithro has quit [Ping timeout: 260 seconds]

05:20 benreynwar has quit [Ping timeout: 265 seconds]

05:20 alanvgreen has quit [Ping timeout: 264 seconds]

05:20 tannewt_ has quit [Ping timeout: 260 seconds]

05:21 gatecat has quit [Ping timeout: 260 seconds]

05:21 sorear has quit [Ping timeout: 260 seconds]

05:21 tannewt_ has joined #nmigen

05:21 tucanae47_ has joined #nmigen

05:21 alanvgreen has joined #nmigen

05:21 key2 has joined #nmigen

05:21 Qyriad has joined #nmigen

05:21 benreynwar has joined #nmigen

05:22 guan has joined #nmigen

05:22 gatecat has joined #nmigen

05:22 yuriks has joined #nmigen

05:22 mithro has joined #nmigen

05:22 sorear has joined #nmigen

06:01 emeb_mac has quit [Quit: Leaving.]

07:03 peepsalot has quit [Ping timeout: 268 seconds]

07:06 peepsalot has joined #nmigen

13:25 chiastre has quit [Quit: chiastre]

14:38 chiastre has joined #nmigen

16:25 Sarayan has quit [Ping timeout: 245 seconds]

17:21 emeb_mac has joined #nmigen

18:32 Sarayan has joined #nmigen

19:23 smkz has quit [Quit: smkz]

19:40 smkz has joined #nmigen

21:25 <FL4SHK> whitequark: That sounds good.

21:29 <FL4SHK> Does nMigen detect latches?

21:30 <whitequark> better

21:30 <whitequark> there's no way to write a latch in nmigen

21:30 <whitequark> okay, that's not entirely true

21:30 <FL4SHK> Even if I use `m.d.comb`?

21:31 <whitequark> you could write a combinatorial loop, yes

21:31 <FL4SHK> That's what I'm wondering if there's any way to prevent it

21:31 <whitequark> the straightforward way that has poor user experience is to use the Yosys `scc` pass

21:32 <FL4SHK> I don't know how you use a Yosys pass in general.

21:32 <whitequark> the proper way would be to do a rudimentary analysis on nMigen statements themselves

21:32 <FL4SHK> I agree.

21:32 <whitequark> do you use the FOSS toolchain?

21:32 <FL4SHK> I am not able.

21:33 <FL4SHK> I'd probably use them if I could with my target FPGAs.

21:33 <FL4SHK> Though

21:33 <whitequark> let's see

21:34 <FL4SHK> Maybe for my ultimate project I'd be able to use them

21:34 <FL4SHK> I tried looking at the Verilog output

21:35 <whitequark> use this patch: https://paste.debian.net/1218465/

21:35 <whitequark> it's a hack, but it will do the job

21:35 <FL4SHK> Can you remind me how to apply a patch? I know I asked that before, but I've forgotten

21:36 <whitequark> curl https://paste.debian.net/plain/1218465 | git apply

21:36 <whitequark> in the nmigen source tree

21:36 <FL4SHK> Right

21:38 <FL4SHK> Thank

21:38 <FL4SHK> have to go for now; will get back to you later

21:38 <whitequark> happy to help!