<sensille>
The RAM <Mram_mem_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings.
<sensille>
read looks synchronous to me, but it has 2 read ports
<sensille>
funny, if i explicitely use 2 memories with identical writes and split the reads, it implements them as BRAM and combines them
<sensille>
but that only works for one of the two tx buffers :-/
<sensille>
on the other hand, one read port should be enough, it is either owned by software or by the mac