_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
toshywoshy has quit [Ping timeout: 250 seconds]
toshywoshy has joined #litex
Degi has quit [Ping timeout: 250 seconds]
Degi has joined #litex
ewen_ has joined #litex
ewen_ has quit [Quit: leaving]
dark_star_1 has quit [Ping timeout: 240 seconds]
dark_star_1 has joined #litex
<_florent_> Thanks CarlFK, will watch it in the next days, this could also be useful to add this to the wiki
<sensille> _florent_: on spartan6 mac sram doesn't get synthesized to block ram. do you have any ideas why that could be?
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
<sensille> correction, the tx slots don't
<sensille> The RAM <Mram_mem_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings.
<sensille> read looks synchronous to me, but it has 2 read ports
<sensille> funny, if i explicitely use 2 memories with identical writes and split the reads, it implements them as BRAM and combines them
<sensille> but that only works for one of the two tx buffers :-/
<sensille> on the other hand, one read port should be enough, it is either owned by software or by the mac
pharonix71 has quit [Ping timeout: 240 seconds]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
nickoe has joined #litex
nickoe has quit [Quit: Client closed]
nickoe has joined #litex