whitequark[cis] changed the topic of #glasgow to: https://glasgow-embedded.org · digital interface explorer · https://www.crowdsupply.com/1bitsquared/glasgow · code https://github.com/GlasgowEmbedded/glasgow · logs https://libera.irclog.whitequark.org/glasgow · matrix #glasgow-interface-explorer:matrix.org · discord https://1bitsquared.com/pages/chat
mmerkel has joined #glasgow
skipwich has quit [Quit: DISCONNECT]
skipwich has joined #glasgow
notgull has joined #glasgow
notgull has quit [Ping timeout: 264 seconds]
gundy9558[m] has joined #glasgow
<gundy9558[m]> Re: outputs high during FPGA reset, would it be possible for someone to build a hat-like interceptor device that borrows/ steals one of the outputs and uses that to drive tri-state buffers that the other outputs get routed through? Might be a bit hokey, but could be produced as an add-on for those who are bothered enough about it? (The VIO shutdown approach seems fine for what I'd be doing I think, just spitballing)..
redstarcomrade has quit [Read error: Connection reset by peer]
jstein has joined #glasgow
redstarcomrade has joined #glasgow
jstein has quit [Quit: quit]
notgull has joined #glasgow
notgull has quit [Ping timeout: 264 seconds]