whitequark[cis] changed the topic of #amaranth-lang to: Amaranth hardware definition language · weekly meetings: Amaranth each Mon 1700 UTC, Amaranth SoC each Fri 1700 UTC · play https://amaranth-lang.org/play/ · code https://github.com/amaranth-lang · logs https://libera.irclog.whitequark.org/amaranth-lang · Matrix #amaranth-lang:matrix.org
Degi has quit [Ping timeout: 244 seconds]
Degi has joined #amaranth-lang
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #amaranth-lang
Raito_Bezarius has quit [Ping timeout: 248 seconds]
Raito_Bezarius has joined #amaranth-lang
Raito_Bezarius has quit [Max SendQ exceeded]
Raito_Bezarius has joined #amaranth-lang
jer_emy[m] has quit [Quit: Idle timeout reached: 172800s]
d_olex has joined #amaranth-lang
Wanda[cis] has quit [Quit: Idle timeout reached: 172800s]
cceckman has joined #amaranth-lang
cceckman has quit [Quit: Client closed]
__DuBPiRaTe__ has joined #amaranth-lang
__DuBPiRaTe__ has quit [Remote host closed the connection]
__DuBPiRaTe__ has joined #amaranth-lang
__DuBPiRaTe__ has quit [Quit: Leaving]
sjalloq[m] has joined #amaranth-lang
<sjalloq[m]> Hi all, coming to Amaranth after using Migen briefly and have a question about best practice. I'm actually trying to use some of the LUNA components in an SV flow so I want to create a re-usable Amaranth toplevel. As an example, take the LUNA `usb.devices.acm.USBSerialDevice` module as a starting point. I want to instantiate this in a module that has the ULPI interface along with the `connect` and `rx` and `tx`
<sjalloq[m]> `StreamInterface`'s as ports. Is there a nice way to define these as top level ports without having to add individual `Signal`'s for them all and manually hook them up? I looked at the `wiring.Component` class but this looks more for connecting sub-modules within a design. Anything I've missed that might make my life easier?
<_whitenotifier-4> [amaranth] shareefj opened issue #1551: Amaranth not compatible with Yosys 0.48 - https://github.com/amaranth-lang/amaranth/issues/1551
<_whitenotifier-4> [amaranth] zyp commented on issue #1551: Amaranth not compatible with Yosys 0.48 - https://github.com/amaranth-lang/amaranth/issues/1551#issuecomment-2564868206
vegard_e[m] has joined #amaranth-lang
<vegard_e[m]> the `wiring` library is indeed what you want, but last I checked LUNA haven't migrated to it yet
<sjalloq[m]> In Migen you can write out Verilog using Records as IO and it just works (if you ignore the horrid naming). But Amaranth just barfs if you try to use a Record as a port. What's the solution?
<vegard_e[m]> records are deprecated in favor of lib.wiring, use the latter
<sjalloq[m]> "LUNA haven't migrated to it yet". 🙂
<vegard_e[m]> yeah, that's going to have to change eventually anyway, since they'll be gone from Amaranth 0.6
<sjalloq[m]> So for now there's no way to create a Signature from a Record and auto-magically hook it up? I should just create top level In/Out ports and hook them up manually