whitequark[cis] changed the topic of #amaranth-lang to: Amaranth hardware definition language · weekly meetings: Amaranth each Mon 1700 UTC, Amaranth SoC each Fri 1700 UTC · play https://amaranth-lang.org/play/ · code https://github.com/amaranth-lang · logs https://libera.irclog.whitequark.org/amaranth-lang · Matrix #amaranth-lang:matrix.org
FFY00 has quit [Ping timeout: 252 seconds]
FFY00 has joined #amaranth-lang
Degi has quit [Ping timeout: 265 seconds]
Degi has joined #amaranth-lang
jn has quit [Ping timeout: 245 seconds]
jn has joined #amaranth-lang
jn has quit [Changing host]
jn has joined #amaranth-lang
cr1901_ is now known as cr1901
<cr1901> Excellent, ResetInserter plus EnableInserter found me the bug and a (free in space/speed) fix! https://github.com/cr1901/sentinel/commit/ac8fa675892de30af07c32b9c5f6f4efd444465b
<whitequark[cis]> nice
<cr1901> Neither formal nor RISCOF found the bug, but R-V says the PC is impl-defined on reset. I could've stated in docs "the PC will either be 0 or 4 on reset", but that'll probably would've made ppl upset.
<whitequark[cis]> par for course for silicon errata
<whitequark[cis]> you just put a nop there
FFY00 has quit [Ping timeout: 265 seconds]
FFY00 has joined #amaranth-lang
FFY00_ has joined #amaranth-lang
FFY00 has quit [Ping timeout: 248 seconds]
FFY00_ has quit [Ping timeout: 252 seconds]
FFY00 has joined #amaranth-lang
FFY00_ has joined #amaranth-lang
FFY00 has quit [Ping timeout: 252 seconds]
FFY00_ has quit [Read error: Connection reset by peer]
FFY00_ has joined #amaranth-lang