azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 264 seconds]
Degi_ is now known as Degi
schaeg has quit [Ping timeout: 255 seconds]
thaytan has joined ##openfpga
kristianpaul has quit [Ping timeout: 268 seconds]
kristianpaul has joined ##openfpga
lambda has quit [Quit: WeeChat 4.1.1]
lambda has joined ##openfpga
schaeg has joined ##openfpga
schaeg has quit [Ping timeout: 255 seconds]
<tnt>
I'm a bit confused ... when checking the sim models for the dynamic reconfiguration of the UP5k PLL, setting outsel to 0 should be SHIFTREG_0 but AFAICT it's GENCLK ...
<tnt>
anyone tried that stuff before ?
unkraut_ has quit [Remote host closed the connection]