azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
_whitelogger has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 244 seconds]
Degi_ is now known as Degi
charlottia[mx] has quit [Remote host closed the connection]
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
<josuah>
is thatn also a matter of silicon suport for it?
<josuah>
outside the fact they might save LUTs, I wonder what tri-state logic helps with for internal FPGA design
<josuah>
there might be reasons, I simply do not see them yet :)
<josuah>
maybe very large 128-bit or more buses
azonenberg has quit [Ping timeout: 260 seconds]
azonenberg has joined ##openfpga
specing has joined ##openfpga
sgstair has quit [Read error: Connection reset by peer]