azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
rlittl01_ has joined ##openfpga
rlittl01 has quit [Read error: Connection reset by peer]
rlittl01 has joined ##openfpga
rlittl070 has joined ##openfpga
rlittl070 has quit [Remote host closed the connection]
rlittl024 has joined ##openfpga
rlittl01_ has quit [Ping timeout: 260 seconds]
rlittl01 has quit [Ping timeout: 265 seconds]
Degi has quit [Ping timeout: 245 seconds]
Degi has joined ##openfpga
peepsalot has joined ##openfpga
peeps[zen] has quit [Ping timeout: 268 seconds]
peeps[zen] has joined ##openfpga
peepsalot has quit [Ping timeout: 264 seconds]
peepsalot has joined ##openfpga
peeps[zen] has quit [Ping timeout: 245 seconds]
rlittl024 has quit [Ping timeout: 265 seconds]
kristianpaul has quit [Read error: Connection reset by peer]